U
OPERATIO
4. Detailed I2C Command Register Descriptions
(Cont.)
FAULT_INDEX: Latched Fault Index Register – Read
BIT(s) SYMBOL
OPERATION
b[0] Fault_la_index
0 = All faults indicated by FAULT_LA
are clear.
1 = One or more faults indicated by
FAULT_LA are set.
This register allows a summary of all
latched faults to be viewed in a single
read without resetting latched faults.
b[15:1] Reserved
Always Returns 0
FAULT_LA: Latched Fault Register – Read
BIT(s) SYMBOL
OPERATION
b[0]
b[1]
b[2]
b[3]
b[4]
b[5]
b[6]
b[7]
b[8]
b[9]
b[10]
b[11]
b[12]
Fault_la_ch0_a_ov
Fault_la_ch0_a_uv
Fault_la_ch0_a_idac
Fault_la_ch0_b_ov
Fault_la_ch0_b_uv
Fault_la_ch1_a_ov
Fault_la_ch1_a_uv
Fault_la_ch1_a_idac
Fault_la_ch1_b_ov
Fault_la_ch1_b_uv
Fault_la_vdd_ov
Fault_la_vdd_uv
Fault_la_v12_ov
0 = The associated channel is clear of
faults.
1 = The associated channel has faulted
and is enabled.
The latched faults are set and held
when the associated channel's
instantaneous fault has occured with
faults enabled. Clearing the enable bit
for the associated channel in FAULT_EN
will immediately clear its corresponding
latched fault bit.
All latched channel faults are cleared
when this register is read. They may
be set again if the instantaneous
fault condition and fault_en have not
changed.
b[13] Fault_la_v12_uv
b[15:14] Reserved
Always Returns 0
LTC2970/LTC2970-1
IO: Input/Output Data and General Purpose Control Register
– Read/Write unless specified otherwise.
BIT(s) SYMBOL
OPERATION
b[1:0] Io_cfg_0[1:0] Io_cfg_0[1:0] is used to configure the function of
the GPIO_0 pin and IO(Io_gpio_0).
00: Io_gpio_0 = GPIO_0 = Power_good. Power_
good asserts high if there are no instantaneous
over-voltage or under-voltage faults.
01: Io_gpio_0 = GPIO_0 = Power_good_bar.
Power_good_bar is the complement of
Power_good.
10: GPIO_0 is a general-purpose open-drain
output and mirrors the value written to Io_gpio_0
(default).
11: GPIO_0 is a general-purpose digital input
with Io_gpio_0 = GPIO_0
b[3:2] Io_cfg_1[1:0] Io_cfg_1[1:0] is used to configure the function
of the GPIO_1 pin and IO(Io_gpio_1).
00: Io_gpio_1 = GPIO_1 = Idac_fault.
Idac_fault asserts if either IDAC value is faulted
(Chn_idac[7:0] = 8’h00 or 8’hff)
01: Io_gpio_1 = GPIO_1 = Idac_fault_bar.
Idac_fault_bar is the complement of Idac_fault.
10 = GPIO_1 is a general-purpose open-
drain output and mirrors the value written to
Io_gpio_1 (default).
11 = GPIO_1 is a general-purpose digital input
with Io_gpio_1 = GPIO_1
b[4] Io_gpio_0 See Io_cfg_0.
If the GPIO_CFG pin is pulled-high during a
power on reset, Io_gpio_0 is cleared and the
GPIO_0 open-drain output will assert low.
b[5] Io_gpio_1 See Io_cfg_1.
If the GPIO_CFG pin is pulled-high during a
power on reset, Io_gpio_1 is cleared and the
GPIO_1 open-drain output will assert low.
b[6] Io_alertb
Mirrors the value of the ALERT pin.
Read only.
b[7] Io_alertb_enb 1 = ALERT pin never asserts (default).
0 = ALERT pin asserts low when one or more
FAULT_LA bits are set.
b[8] Io_i2c_adc_ 1 = Special test mode that inhibits ADC from
wen
writing to ADC result register and allows user
to update registers over the I2C serial interface.
0 = Normal operation (default).
b[9] Io_gpio_cfg Read only. GPIO_CFG digital input and open-
drain output. Reading this bit returns the
current state of the GPIO_CFG pin voltage.
b[10]
Io_track_start
Writing a 1 to this bit will start tracking all
enabled channels. Returns a 1 when tracking
is pending (LTC2970-1). Reserved on LTC2970
and always returns 0.
b[15:11] Reserved
Always Returns 0
29701fc
17