M95320-R View Datasheet(PDF) - STMicroelectronics

Part Name

Description

MFG CO.

M95320-R

32-Kbit serial SPI bus EEPROM with high-speed clock

STMicroelectronics 

Prev 21 22 23 24 25 26 27 28 29 30 Next

M95320-W M95320-R M95320-DR

Instructions

6.10

Lock ID (available only in M95320-DR devices)

The Lock ID instruction permanently locks the Identification Page in read-only mode. Before

this instruction can be accepted, a Write Enable (WREN) instruction must have been

executed.

The Lock ID instruction is issued by driving Chip Select (S) low, sending the instruction

code, the address and a data byte on Serial Data Input (D), and driving Chip Select (S) high.

In the address sent, A10 must be equal to 1, all other address bits are Don't Care. The data

byte sent must be equal to the binary value xxxx xx1x, where x = Don't Care.

Chip Select (S) must be driven high after the rising edge of Serial Clock (C) that latches in

the eighth bit of the data byte, and before the next rising edge of Serial Clock (C). Otherwise,

the Lock ID instruction is not executed.

Driving Chip Select (S) high at a byte boundary of the input data triggers the self-timed write

cycle whose duration is tW (as specified in AC characteristics in Section 9: DC and AC

parameters). The instruction sequence is shown in Figure 17.

The instruction is discarded, and is not executed, under the following conditions:

● If a Write cycle is already in progress,

● If the Block Protect bits (BP1,BP0) = (1,1),

● If a rising edge on Chip Select (S) happens outside of a byte boundary.

Figure 17. Lock ID sequence

3

                      

#

)NSTRUCTION

BITADDRESS

$ATABYTE

$

  



(IGHIMPEDANCE

1

!I

Doc ID 5711 Rev 14

29/48

Share Link: