MT48LC4M32B2P-7 View Datasheet(PDF) - Micron Technology
Part Name
Description
MFG CO.
'MT48LC4M32B2P-7' PDF : 79 Pages View PDF
Figure 19: READ-to-WRITE With Extra Clock Cycle
T0
T1
T2
T3
CLK
DQM
128Mb: x32 SDRAM
READ Operation
T4
T5
Command
READ
NOP
NOP
NOP
NOP
WRITE
Address
Bank,
Col n
DQ
tHZ
DOUT
Transitioning data
Bank,
Col b
DIN
tDS
Don’t Care
Note: 1. CL = 3. The READ command can be issued to any bank, and the WRITE command can be
to any bank.
Figure 20: READ-to-PRECHARGE
T0
T1
T2
T3
T4
T5
T6
T7
CLK
Command
READ
NOP
Address
Bank a,
Col n
NOP
NOP
PRECHARGE
tRP
NOP
X = 1 cycle
Bank
(a or all)
NOP
ACTIVE
Bank a,
Row
DQ
CL = 2
T0
T1
CLK
Command
READ
NOP
Address
Bank a,
Col
DOUT
DOUT
DOUT
DOUT
T2
T3
T4
T5
T6
NOP
NOP
PRECHARGE
t RP
NOP
X = 2 cycles
Bank
(a or all)
NOP
T7
ACTIVE
Bank a,
Row
DQ
CL = 3
Note: 1. DQM is LOW.
DOUT
DOUT
DOUT
DOUT
Transitioning data
Don’t Care
PDF: 09005aef80872800
128mb_x32_sdram.pdf - Rev. U 04/13 EN
47
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2001 Micron Technology, Inc. All rights reserved.
Share Link: 
