PCF2123U/5GA/1 View Datasheet(PDF) - NXP Semiconductors.

Part Name

Description

MFG CO.

PCF2123U/5GA/1

SPI Real time clock/calendar

NXP Semiconductors. 

Prev 61 62 63

NXP Semiconductors

PCF2123

SPI Real time clock/calendar

27. Tables

Table 1. Ordering information . . . . . . . . . . . . . . . . . . . . .2

Table 2. Ordering options . . . . . . . . . . . . . . . . . . . . . . . . .2

Table 3. Marking codes . . . . . . . . . . . . . . . . . . . . . . . . . .2

Table 4. Pin description . . . . . . . . . . . . . . . . . . . . . . . . . .5

Table 5. Registers overview . . . . . . . . . . . . . . . . . . . . . .8

Table 6. Control_1 - control and status register 1

(address 00h) bit description . . . . . . . . . . . . . . .9

Table 7. Register reset values . . . . . . . . . . . . . . . . . . . .10

Table 8. Control_2 - control and status register 2

(address 01h) bits description . . . . . . . . . . . . . 11

Table 9. Seconds - seconds register (address 02h)

bit description . . . . . . . . . . . . . . . . . . . . . . . . .12

Table 10. Seconds coded in BCD format . . . . . . . . . . . .12

Table 11. Minutes - minutes register (address 03h)

bit description . . . . . . . . . . . . . . . . . . . . . . . . .13

Table 12. Hours - hours register (address 04h)

bit description . . . . . . . . . . . . . . . . . . . . . . . . .13

Table 13. Days - days register (address 05h)

bit description . . . . . . . . . . . . . . . . . . . . . . . . .14

Table 14. Weekdays - weekdays register (address 06h)

bit description . . . . . . . . . . . . . . . . . . . . . . . . .14

Table 15. Weekday assignments . . . . . . . . . . . . . . . . . . .14

Table 16. Months - months register (address 07h)

bit description . . . . . . . . . . . . . . . . . . . . . . . . .14

Table 17. Month assignments in BCD format . . . . . . . . . .15

Table 18. Years - years register (08h) bit description . . . .15

Table 19. Minute_alarm - minute alarm register

(address 09h) bit description . . . . . . . . . . . . . .17

Table 20. Hour_alarm - hour alarm register

(address 0Ah) bit description . . . . . . . . . . . . . .17

Table 21. Day_alarm - day alarm register

(address 0Bh) bit description . . . . . . . . . . . . . .17

Table 22. Weekday_alarm - weekday alarm register

(address 0Ch) bit description . . . . . . . . . . . . . .18

Table 23. Flag location in register Control_2 . . . . . . . . . .19

Table 24. Example to clear only AF (bit 3) in register

Control_2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . .19

Table 25. Timer_clkout - timer control register

(address 0Eh) bit description . . . . . . . . . . . . . .20

Table 26. Countdown_timer - countdown timer register

(address 0Ah) bit description . . . . . . . . . . . . . .20

Table 27. Effect of bits MI and SI on INT generation . . . .21

Table 28. Effect of MI and SI on MSF . . . . . . . . . . . . . . .21

Table 29. Bits CTD0 and CTD1 for timer frequency

selection and countdown timer durations . . . . .22

Table 30. First period delay for timer counter value n . . .23

Table 31. Flag location in register Control_2 . . . . . . . . . .24

Table 32. Example to clear only TF (bit 2) in register

Control_2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . .24

Table 33. Example to clear only MSF (bit 5)

in register Control_2 . . . . . . . . . . . . . . . . . . . .24

Table 34. Example to clear both TF and MSF

(bit 2 and bit 5) in register Control_2 . . . . . . . .24

Table 35. INT operation (bit TI_TP = 1) . . . . . . . . . . . . . .26

Table 36. CLKOUT frequency selection . . . . . . . . . . . . .28

Table 37. Register Offset_register . . . . . . . . . . . . . . . . . .29

Table 38. Example of converting the offset in ppm to

seconds . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29

Table 39. Correction pulses for course mode . . . . . . . . . 30

Table 40. Effect of correction pulses . . . . . . . . . . . . . . . . 31

Table 41. First increment of time circuits after STOP

bit release . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34

Table 42. Serial interface . . . . . . . . . . . . . . . . . . . . . . . . 35

Table 43. Command byte definition . . . . . . . . . . . . . . . . 36

Table 44. Limiting values . . . . . . . . . . . . . . . . . . . . . . . . 39

Table 45. Static characteristics . . . . . . . . . . . . . . . . . . . . 40

Table 46. SPI-bus characteristics . . . . . . . . . . . . . . . . . . 42

Table 47. Dimensions of PCF2123U/10 . . . . . . . . . . . . . 47

Table 48. Dimensions of PCF2123U/12 . . . . . . . . . . . . . 49

Table 49. Bump locations of all PCF2123U types . . . . . 49

Table 50. Alignment mark dimension and location

of all PCF2123U types . . . . . . . . . . . . . . . . . . . 50

Table 51. PCF2123Ux wafer information. . . . . . . . . . . . . 51

Table 52. SnPb eutectic process (from J-STD-020D) . . . 54

Table 53. Lead-free process (from J-STD-020D) . . . . . . 54

Table 54. Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . 58

Table 55. Revision history . . . . . . . . . . . . . . . . . . . . . . . . 59

PCF2123

Product data sheet

All information provided in this document is subject to legal disclaimers.

Rev. 6 — 15 July 2013

© NXP B.V. 2013. All rights reserved.

62 of 64

Share Link: