NXP Semiconductors
PCF2127
Accurate RTC with integrated quartz crystal for industrial applications
Table 88. I2C slave address byte
Slave address
Bit
7
6
5
4
3
2
1
0
MSB
LSB
1
0
1
0
0
0
1
R/W
The R/W bit defines the direction of the following single or multiple byte data transfer (read
is logic 1, write is logic 0).
For the format and the timing of the START condition (S), the STOP condition (P), and the
acknowledge (A) refer to the I2C-bus specification Ref. 13 “UM10204” and the
characteristics table (Table 93). In the write mode, a data transfer is terminated by sending
a STOP condition. A repeated START (Sr) condition is not applicable.
DFNQRZOHGJH
IURP3&)
DFNQRZOHGJH
IURP3&)
DFNQRZOHGJH
IURP3&)
6$
$
VODYHDGGUHVV
ZULWHELW
UHJLVWHUDGGUHVV
KWR'K
Fig 44. Bus protocol, writing to registers
$ 36
WRQGDWDE\WHV
SOXV$&.
6723
67$57
DDD
DFNQRZOHGJH
IURP3&)
DFNQRZOHGJH
IURP3&)
6$
VODYHDGGUHVV
ZULWHELW
UHJLVWHUDGGUHVV
KWR'K
$3
6723
VHWUHJLVWHU
DGGUHVV
DFNQRZOHGJH
IURP3&)
DFNQRZOHGJH
IURPPDVWHU
QRDFNQRZOHGJH
6$
'$7$%<7(
UHDGUHJLVWHU
$
/$67'$7$%<7( $ 3
GDWD
VODYHDGGUHVV
UHDGELW
WRQGDWDE\WHV
SOXV$&.
DDD
Fig 45. Bus protocol, reading from registers
PCF2127
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 8 — 19 December 2014
© NXP Semiconductors N.V. 2014. All rights reserved.
68 of 100