PCF5001 View Datasheet(PDF) - Philips Electronics
Part Name
Description
MFG CO.
'PCF5001' PDF : 44 Pages View PDF
Philips Semiconductors
POCSAG Paging Decoder
Product specification
PCF5001
Table 8 Numeric format to ASCII conversion
LSB
4-BIT BLOCK
CHARACTER
MSB
LSB
7-BIT BLOCK
MSB
0
0
0
0
‘0’
0
0
0
0
1
1
0
1
0
0
0
‘1’
1
0
0
0
1
1
0
0
1
0
0
‘2’
0
1
0
0
1
1
0
1
1
0
0
‘3’
1
1
0
0
1
1
0
0
0
1
0
‘4’
0
0
1
0
1
1
0
1
0
1
0
‘5’
1
0
1
0
1
1
0
0
1
1
0
‘6’
0
1
1
0
1
1
0
1
1
1
0
‘7’
1
1
1
0
1
1
0
0
0
0
1
‘8’
0
0
0
1
1
1
0
1
0
0
1
‘9’
1
0
0
1
1
1
0
0
1
0
1
‘*’
0
1
0
1
0
1
0
1
1
0
1
‘U’
1
0
1
0
1
0
1
0
0
1
1
‘’
0
0
0
0
0
1
0
1
0
1
1
‘−’
1
0
1
1
0
1
0
0
1
1
1
‘]’
1
0
1
1
1
0
1
1
1
1
1
‘[’
1
1
0
1
1
0
0
7.17 Memory Organization
The PCF5001 POCSAG decoder contains non-volatile
EEPROM memory to store four user addresses, two frame
numbers and specially programmed function bits (SPF01
to SPF32) for decoder application configuration.
The EEPROM is organized as three arrays of 38 bits each
as shown in Fig.17.
A user address (or RIC) in POCSAG code comprises of
21 bits, but the three least significant bits are coded in the
frame number and therefore not explicitly transmitted. In
the PCF5001, addresses A/B and C/D must share the
same frame number: addresses A and B reside in frame
FR1 (FR10, FR11 and FR12), addresses C and D reside
in frame FR2 (FR20, FR21 and FR22). Figure 18 shows an
example of decimal address to EEPROM content
conversion. Each address must be explicitly enabled by
resetting of the associated enable bit.
1997 Mar 04
22
Share Link: 
