PI6CV857
112233445566778899001122334455667788990011223344556677889900112211223344556677889900112233445566778899001122334455667788990011221122334455667788P99L001122L3344C556677lo8899c00k112233D4455r66i77v8899e00r1122F1122o3344r5566277.8859900V1122D334455D6677R8899-00S1122D3344R556677A8899M001122M112233e4455m6677o8899r00y1122
Absolute Maximum Ratings (Over operating free-air temperature range)
Symbol
Parameter
Min.
Max.
VDDQ, AVDD I/O supply voltage range and analog/core supply voltage range
0.5
3.6
VI
Input voltage range
VO
Output voltage range
0.5
0.5
VDDQ+0.5
Tstg
Storage temperature
65
150
Note: Stress beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
Units
V
oC
Timing Requirements (Over recommended operating free-air temperature)
Symbol
Description
AVDD, VDDQ = 2.5V ±0.2V
Min.
Max.
Units
Operating clock frequency(1,2)
fCK
Application clock frequency(3)
60
170
MHz
95
170
tDC
Input clock duty cycle
40
60
%
tSTAB
PLL stabilization time after powerup
100
ms
Notes:
1. The PLL is able to handle spread spectrum induced skew.
2. Operating clock frequency indicates a range over which the PLL is able to lock, but in which the clock is not required to meet the
other timing parameters. (Used for low-speed debug).
3. Application clock frequency indicates a range over which the PLL meets all of the timing parameters.
3
PS8464B 11/10/00