PI6CV857A View Datasheet(PDF) - Pericom Semiconductor
Part Name
Description
MFG CO.
'PI6CV857A' PDF : 9 Pages View PDF
PI6CV857
112233445566778899001122334455667788990011223344556677889900112211223344556677889900112233445566778899001122334455667788990011221122334455667788P99L0011L223344C5566l77o8899c00k112233D4455r66i77v8899e00r1122F1122o3344r5566277.88599V001122D334455D6677R8899-00S1122D3344R5566A778899M001122M112233e4455m6677o8899r00y1122
DC Specifications
Recommended Operating Conditions
Symbol
Parameter
AVDD Analog/core supply voltage
VDDQ Output supply voltage
VIL Low-level input voltage for PWRDWN pin
VIH High-level input voltage for PWRDWN pin
VOH High-level output voltage
VOL Low-level output voltage
VIX Input differential-pair crossing voltage
VOX Output differential-pair crossing voltage at the DRAM clock input
VIN Input voltage level
VID Input differential voltage between CK and CK
TA Operating free air temperature
Min.
2.3
2.3
0.3
1.7
2.0
0
(VDDQ/2) 0.2
(VDDQ/2) 0.2
0.3
0.36
0
Nom.
2.5
2.5
Max.
2.7
2.7
0.7
VDDQ +0.3
VDDQ
0.5
(VDDQ/2) +0.2
(VDDQ/2) +0.2
VDDQ +0.3
VDDQ +0.6
70
Units
V
°C
Electrical Characteristics
Parameter
Test Conditions
VIK All inputs
II = 18mA
II
IDDQ
CK, FBIN
PWRDWN
Dynamic supply current of VDDQ
Static supply current
VI = VDDQ or GND
VI = VDDQ or GND
VDD = 2.7V (1)
CK & CK <20 MHz or
PWRDWN = Low (2)
IADD
Dynamic supply current of AVDD
Static supply current
VDD = 2.7V (1)
CK & CK <20 MHz or
PWRDWN = Low (2)
CK and CK
CI
FBIN and FBIN
VI = VDD or GND
AVDD, VDDQ
2.3V
Min.
Typ. Max. Units
1.2 V
2.7V
±10 µA
300 mA
100 µA
12 mA
100 µA
2.5V
2.0
3.0 pF
Notes:
1. Driving 9 or 18 DDR SDRAM memory chips with 120-ohm termination resistor for each clock output pair at 134 MHz.
2. The maximum power down clock frequency is below 20 MHz.
4
PS8464B 11/10/00
Share Link: 
