PIC12(L)F1840
REGISTER 12-1: APFCON: ALTERNATE PIN FUNCTION CONTROL REGISTER
R/W-0/0
R/W-0/0
R/W-0/0
U-0
R/W-0/0
R/W-0/0
R/W-0/0
RXDTSEL
SDOSEL
SSSEL
—
T1GSEL
TXCKSEL
P1BSEL
bit 7
R/W-0/0
CCP1SEL
bit 0
Legend:
R = Readable bit
u = Bit is unchanged
‘1’ = Bit is set
W = Writable bit
x = Bit is unknown
‘0’ = Bit is cleared
U = Unimplemented bit, read as ‘0’
-n/n = Value at POR and BOR/Value at all other Resets
bit 7
RXDTSEL: Pin Selection bit
1 = RX/DT function is on RA5
0 = RX/DT function is on RA1
bit 6
SDOSEL: Pin Selection bit
1 = SDO function is on RA4
0 = SDO function is on RA0
bit 5
SSSEL: Pin Selection bit
1 = SS function is on RA0
0 = SS function is on RA3
bit 4
Unimplemented: Read as ‘0’
bit 3
T1GSEL: Pin Selection bit
1 = T1G function is on RA3
0 = T1G function is on RA4
bit 2
TXCKSEL: Pin Selection bit
1 = TX/CK function is on RA4
0 = TX/CK function is on RA0
bit 1
P1BSEL: Pin Selection bit
1 = P1B function is on RA4
0 = P1B function is on RA0
bit 0
CCP1SEL: Pin Selection bit
1 = CCP1/P1A function is on RA5
0 = CCP1/P1A function is on RA2
DS41441C-page 102
2011-2012 Microchip Technology Inc.