QL5632-BPT280I View Datasheet(PDF) - QuickLogic Corporation

Part Name

Description

MFG CO.

QL5632-BPT280I

33 MHz/32-bit PCI Master/Target with Embedded Programmable Logic and Dual Port SRAM

QuickLogic Corporation 

Prev 21 22 23 24 25 26 27 28 29 30 Next

4/ (QKDQFHG 4XLFN3&, 'HYLFH 'DWD 6KHHW 5HY $

7DEOH  5$0 &HOO 6\QFKURQRXV $V\QFKURQRXV 5HDG 7LPLQJ

6\PERO

3DUDPHWHU 5$0 &HOO 6\QFKURQRXV 5HDG 7LPLQJ

9DOXH QV

0LQ 0D[

tSRA

RA setup time to RCLK: time the Read ADDRESS must be stable before the

active edge of the Read CLOCK

0.686

-

tHRA

RA hold time to RCLK: time the Read ADDRESS must be stable after the active

edge of the Read CLOCK

0

-

tSRE

RE setup time to WCLK: time the Read ENABLE must be stable before the

active edge of the Read CLOCK

0.243

-

tHRE

RE hold time to WCLK: time the Read ENABLE must be stable after the active

edge of the Read CLOCK

0

-

tRCRD

RCLK to RD: time between the active Read CLOCK edge and the time when the

data is available at RD

-

4.38

5$0 &HOO $V\QFKURQRXV 5HDG 7LPLQJ

rPDRD

RA to RD: time between when the Read ADDRESS is input and when the DATA

is output

-

2.06

‹  4XLFN/RJLF &RUSRUDWLRQ

Preliminary

ZZZTXLFNORJLFFRP WWWWWW



Share Link: