4/ (QKDQFHG 4XLFN3&, 'HYLFH 'DWD 6KHHW 5HY $
7DEOH 2XWSXW 5HJLVWHU &HOO
6\PERO
3DUDPHWHU 2XWSXW 5HJLVWHU &HOO 2QO\
0LQ
tOUTLH Output Delay low to high (90% of H)
-
tOUTHL Output Delay high to low (10% of L)
-
tPZH
Output Delay tri-state to high (90% of H)
-
tPZL
Output Delay tri-state to low (10% of L)
-
tPHZ
Output Delay high to tri-State
-
tPLZ
Output Delay low to tri-State
-
tCOP Clock to out delay (does not include clock tree delays)
-
0D[
0.40
0.55
2.94
2.34
3.07
2.53
3.15 (fast slew)
10.2 (slow slew)
PAD
OUTPUT
REGISTER
Figure 19: Output Register Cell
4XLFN/RJLF &RUSRUDWLRQ
Preliminary
ZZZTXLFNORJLFFRP WWWWWW