QL7120_02 View Datasheet(PDF) - QuickLogic Corporation

Part Name

Description

MFG CO.

QL7120_02

Combining Performance, Density and Embedded RAM

QuickLogic Corporation 

1 2 3 4 5 6 7 8 9 10 Next

4/ (FOLSVH3OXV 'DWD 6KHHW 5HY $

7DEOH  5$0 &HOO 6\QFKURQRXV $V\QFKURQRXV 5HDG 7LPLQJ

6\PERO

5$0 &HOO 6\QFKURQRXV 5HDG 7LPLQJ

3DUDPHWHU

tSRA

RA setup time to RCLK: time the READ ADDRESS must be stable before the active

edge of the READ CLOCK

tHRA

RA hold time to RCLK: time the READ ADDRESS must be stable after the active

edge of the READ CLOCK

tSRE

RE setup time to WCLK: time the READ ENABLE must be stable before the active

edge of the READ CLOCK

tHRE

RE hold time to WCLK: time the READ ENABLE must be stable after the active

edge of the READ CLOCK

tRCRD

RCLK to RD: time between the active READ CLOCK edge and the time when the

data is available at RD

5$0 &HOO $V\QFKURQRXV 5HDG 7LPLQJ

rPDRD

RA to RD: time between when the READ ADDRESS is input and when the DATA

is output

9DOXH

0LQ

0D[

0.686 ns

-

0 ns

-

0.243 ns

-

0 ns

-

-

4.38 ns

-

2.06 ns

RCLK

RA

RE

RD

tSRA

tHRA

tSRE

old data

tHRE

rPDRD

tRCRD

new data

)LJXUH  5$0 &HOO 6\QFKURQRXV $V\QFKURQRXV 5HDG 7LPLQJ



WWWWWW ZZZTXLFNORJLFFRP

‹  4XLFN/RJLF &RUSRUDWLRQ

Share Link: