RS8953SPBEPF View Datasheet(PDF) - Conexant Systems
Part Name
Description
MFG CO.
'RS8953SPBEPF' PDF : 173 Pages View PDF
RS8953B/8953SPB
HDSL Channel Unit
4.0 Registers
4.18 PRA Receive Write
RST_CRC_CNT
Clears the RX_CRC counter, as follows:
0 = Counter enabled
1 = Clear the E-receive counter
NOTE: The value of this register takes effect starting with the next PCM multiframe,
following the write access cycle completion.
0xB2—PRA Receive Bits Buffer 1 (RX_BITS_BUFF1)
7
6
5
4
3
—
Sa6_MASK
Sa6_MASK
Sa6_MASK
—
2
1
0
Sa8
Sa7
Sa4
The value of this register is only relevant if its corresponding MODE bit of RX_PRA_CTRL0 is set. A new
written value takes effect starting with the next PCM multiframe following the register write access cycle
completion.
An in-band code is reported as detected when the pattern in the Sa6, Sa5, AND A fields remain constant for 8
consecutive multiframes.
Sa4
The new value to be inserted into the Sa4 location of the data stream, in the HDSL to PCM
direction.
Sa7
The new value to be inserted into the Sa7 location of the data stream, in the HDSL to PCM
direction.
Sa8
The new value to be inserted into the Sa8 location of the data stream, in the HDSL to PCM
direction.
A_MASK
Determines if the pattern in the A-bit field must remain constant for 8 consecutive multiframes
for an in-band code to be reported as detected.
SA5_MASK
Determines if the pattern in the SA5 field must remain constant for 8 consecutive multiframes
for an in-band code to be reported as detected.
SA6_MASK
Determines if the pattern in the SA6 field must remain constant for 8 consecutive multiframes
for an in-band code to be reported as detected.
0xB4—PRA Receive Bits Buffer 0 (RX_BITS_BUFF0)
7
6
5
4
3
2
Sa6_4
Sa6_3
Sa6_2
Sa6_1
Sa5
A
1
0
E2
E1
The value of this register is only relevant if the corresponding MODE bit of RX_PRA_CTRL0 is set. A new
written value takes effect starting with the next PCM multiframe, following the register write access cycle
completion. Each bit of this register is used in the odd frames of the PCM multiframe.
E1
The new value to be inserted into the E1 location of the data stream, in the HDSL to PCM
direction. E1 is used in Frame 13.
E2
The new value to be inserted into the E2 location of the data stream, in the HDSL to PCM
direction. E2 is used in Frame 15.
A
The new value to be inserted into the A-bit location of the data stream, in the HDSL to PCM
direction. A-bit is used in all odd frames.
N8953BDSB
Conexant
4-79
Share Link: 
