S3C9454B/F9454B
CONTROL REGISTERS
PWMCON — PWM Control Register
E3H
Bit Identifier
RESET Value
Read/Write
.7
.6
.5
.4
.3
.2
.1
.0
0
0
–
0
0
0
0
0
R/W
R/W
–
R/W
R/W
R/W
R/W
R/W
.7–.6
PWM Input Clock Selection Bits
0 0 fOSC/64
0 1 fOSC/8
1 0 fOSC/2
1 1 fOSC/1
.5
Not used for S3C9454B/F9454B
.4
PWMDATA Reload Interval Selection Bit
0 Reload from 8-bit up counter overflow
1 Reload from 6-bit up counter overflow
.3
PWM Counter Clear Bit
0 No effect
1 Clear the PWM counter (when write)
.2
PWM Counter Enable Bit
0 Stop counter
1 Start (Resume countering)
.1
PWM Overflow Interrupt Enable Bit (8-Bit Overflow)
0 Disable interrupt
1 Enable interrupt
.0
PWM Overflow Interrupt Pending Bit
0 No interrupt pending (when read)
0 Clear pending bit (when write)
1 Interrupt is pending (when read)
1 No effect (when write)
NOTE: PWMCON.3 is not auto-cleared. You must pay attention when clear pending bit. (refer to page 11-8).
4-15