ST7567 View Datasheet(PDF) - Unspecified
Part Name
Description
MFG CO.
'ST7567' PDF : 73 Pages View PDF
ST7565S
Item
Address hold time
Address setup time
System cycle time
Enable L pulse width (WRITE)
Enable H pulse width (WRITE)
Enable L pulse width (READ)
Enable H pulse width (READ)
WRITE Data setup time
WRITE Address hold time
READ access time
READ Output disable time
Table 28
Signal Symbol
tAH6
A0
tAW6
tCYC6
tEWLW
WR
tEWHW
tEWLR
RD
tEWHR
tDS6
tDH6
D0 to D7
tACC6
tOH6
Condition
CL = 100 pF
CL = 100 pF
(VDD = 2.7V , Ta =25°C )
Rating
Min.
Max.
Units
0
—
0
—
400
—
220
—
180
—
220
—
ns
180
—
40
—
0
—
—
140
10
100
Item
Address hold time
Address setup time
System cycle time
Enable L pulse width (WRITE)
Enable H pulse width (WRITE)
Enable L pulse width (READ)
Enable H pulse width (READ)
WRITE Data setup time
WRITE Address hold time
READ access time
READ Output disable time
Table 29
Signal Symbol
tAH6
A0
tAW6
tCYC6
tEWLW
WR
tEWHW
tEWLR
RD
tEWHR
tDS6
tDH6
D0 to D7
tACC6
tOH6
Condition
CL = 100 pF
CL = 100 pF
(VDD =1.8V , Ta =25°C )
Rating
Min.
Max.
Units
0
—
0
—
640
—
360
—
280
—
360
—
ns
280
—
80
—
30
—
—
240
10
200
*1 The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. When the system cycle time is extremely fast,
(tr +tf) ≦ (tCYC6 – tEWLW – tEWHW) for (tr + tf) ≦ (tCYC6 – tEWLR – tEWHR) are specified.
*2 All timing is specified using 20% and 80% of VDD as the reference.
*3 tEWLW and tEWLR are specified as the overlap between CS1 being “L” (CS2 = “H”) and E.
Ver 0.3c
66/73
2002/07/22
Share Link: 
