ST92F124 View Datasheet(PDF) - STMicroelectronics

Part Name

Description

MFG CO.

ST92F124

8/16-BIT SINGLE VOLTAGE FLASH MCU FAMILY WITH RAM, E³ ™ (EMULATED EEPROM), CAN 2.0B AND J1850 BLPD

STMicroelectronics 

Prev 111 112 113 114 115 116 117 118 119 120 Next

ST92F124/F150/F250 - INTERRUPTS

WAKE-UP / INTERRUPT LINES MANAGEMENT UNIT (Cont’d)

WAKE-UP MASK REGISTER HIGH (WUMRH)

R250 - Read/Write

Register Page: 57

Reset Value: 0000 0000 (00h)

WAKE-UP MASK REGISTER LOW (WUMRL)

R251 - Read/Write

Register Page: 57

Reset Value: 0000 0000 (00h)

7

0

7

0

WUM15 WUM14 WUM13 WUM12 WUM11 WUM10 WUM9 WUM8

WUM7 WUM6 WUM5 WUM4 WUM3 WUM2 WUM1 WUM0

Bit 7:0 = WUM[15:8]: Wake-Up Mask bits.

If WUMx is set, an interrupt on channel INTD1

and/or a wake-up event (depending on ID1S and

WKUP-INT bits) are generated if the correspond-

ing WUPx pending bit is set. More precisely, if

WUMx=1 and WUPx=1 then:

– If ID1S=1 and WKUP-INT=1 then an interrupt on

channel INTD1 and a wake-up event are gener-

ated.

– If ID1S=1 and WKUP-INT=0 only an interrupt on

channel INTD1 is generated.

If WUMx is reset, no wake-up events can be gen-

erated.

Bit 7:0 = WUM[7:0]: Wake-Up Mask bits.

If WUMx is set, an interrupt on channel INTD1

and/or a wake-up event (depending on ID1S and

WKUP-INT bits) are generated if the correspond-

ing WUPx pending bit is set. More precisely, if

WUMx=1 and WUPx=1 then:

– If ID1S=1 and WKUP-INT=1 then an interrupt on

channel INTD1 and a wake-up event are gener-

ated.

– If ID1S=1 and WKUP-INT=0 only an interrupt on

channel INTD1 is generated.

If WUMx is reset, no wake-up events can be gen-

erated.

119/429

9

Share Link: