STLC1502 View Datasheet(PDF) - STMicroelectronics

Part Name

Description

MFG CO.

STLC1502

VOICE OVER IP PROCESSOR

STMicroelectronics 

Prev 51 52 53 54 55 56 57 58 59 60 Next

STLC1502

to the rxfifo. If nothing happens, and the timeout counter reaches zero, the ASCStatus(Timeout-

NotEmpty) flag will be set. Provided ASCIntEnable(TimeoutNotEmpty) is set, this will cause an interrupt.

When the software has emptied the rxfifo, the timeout counter will reset and start decrementing. If no

more characters arrive, when the counter reaches zero the ASCStatus(TimeoutIdle) flag will be set. Pro-

vided the ASCIntEnable(TimeoutIdle) is set, per_interrupt will fire.

7.7.4 Interrupt control

The UART contains two registers that are used to control interrupts, the status register (ASCStatus) and

the interrupt enable register (ASCIntEnable). The status bits in the ASCStatus register determine the

cause of the interrupt. Interrupts will occur when a status bit is 1 (high) and the corresponding bit in the

ASCIntEnable register is 1.

The error interrupt signal is generated by the UART from the OR of the parity error, framing error, and

overrun error status bits after they have been ANDed with the corresponding enable bits in the ASCIn-

tEnable register. An overall interrupt request signal (per_interrupt) is generated from the OR of the Error

Interrupt signal and the TxEmpty, TxHalfEmpty, RxHalfFull, RxBufFull signals.

Note: TxFull does not generate interrupt.

The status register cannot be written directly by software. The reset mechanism for the status register is

described below.

• TxEmpty, TxHalfEmpty are reset when a character is written to the transmitter buffer.

• TxFull is reset when a character is transmitted

• RxBufFull and OverrunError are reset when a character is read from the receive Fifo.

• The data error status bits (ParityError, FrameError) are reset when the character with error is read

from the receive Fifo.

7.7.5 UART Memory map

The base address of the UART interface is fixed by the APB bridge.

Address

UART_regBase+ 0x00

UART_regBase+ 0x04

UART_regBase+ 0x08

UART_regBase+ 0x0C

UART_regBase+ 0x10

UART_regBase+ 0x14

UART_regBase+ 0x18

UART_regBase+ 0x1C

Register Name R/W Notes

ASCBaudRate R/W Baud rate generator register

ASCTxBuffer

WO Transmit buffer (Fifo)

ASCRxBuffer

RO Receive buffer (Fifo).

ASCControl

R/W UART control register.

ASCIntEnable

R/W UART interrupt enable reg-

ister

ASCStatus

RO UART status register.

ASCGuardtime R/W UART Guartime register.

ASCTimeout

R/W UART Timeout register.

51/81

Share Link: