STM32F373xx
Electrical characteristics
Note:
I/O pins are powered from VDD voltage except pins which can be used as SDADC inputs:
- The PB2, PB10 and PE7 to PE15 I/O pins are powered from VDDSD12.
- PB14 to PB15 and PD8 to PD15 I/O pins are powered from VDDSD3. All I/O pin ground is
internally connected to VSS.
VDD mentioned in the Table 52 represents power voltage for a given I/O pin (VDD or
VDDSD12 or VDDSD3).
All I/Os are CMOS and TTL compliant (no software configuration required). Their
characteristics cover more than the strict CMOS-technology or TTL parameters. The
coverage of these requirements is shown in Figure 17 for standard I/Os, and in Figure 18 for
5 V tolerant I/Os. The following curves are design simulation results, not tested in
production.
Figure 17. TC and TTa I/O input characteristics - CMOS port
9,19
7(67('5$1*(
9,+PLQ
9,+PLQ
9'',2[&026VWDQGDUGUHTXLUHPHQW
77/VWDQGDUGUHTXLUHPHQW
9'',2[
81'(),1(',13875$1*(
9,/PD[
9,/PD[
99'''',2,2[[&026VWDQGDUGUHTXLUHPHQW
77/VWDQGDUGUHTXLUHPHQW
7(67('5$1*(
9'',2[9
06Y9
DocID022691 Rev 7
85/137
114