Application diagram
STW81103
Figure 37. Ping-pong architecture diagram
ORRSILOWHU
S
Q
S
N
WRPLFURFRQWUROOHU
QSM
9''B
N
9''
5)2XW
9''
QSM
9''B
9''
9''B9&2%
9''B',9
7(67
Q
5()B&/.
9''
9''B
Q S M
287%8)1
9''B3//
67:
287%8)3 'HYLFH /RFNHGDW)UHT ) (;79&2B,11
2XWSXW%XIIHU&RQWURO0RGHHQDEOHG
9''B287%8)
(;79&2 B ,13
9''B',9
9''B9&2$
9''B%8)9&2
'%86B6(/
9''B'%86
Q S M
63,
,&
Q S M
UHIFON
QSM
PLFURFRQWUROOHU
2XWSXW%XIIHU
+:&RQWURO
9''B
9''B
9''B
9''B'%86
,&
9''
9''
9''B
QSM
9''B9&2$
Q S M
9''B',9
9''B287%8)
'%86 B6(/
9''B%8)9&2
(;79&2 B ,13
67: 287%8)3
(;79&2 B,11
'HYLFH/RFNHGDW)UHT )
2XWSXW%XIIHU&RQWURO0RGHHQDEOHG
287%8)1
9''B3//
63,
Q S M
9''B',9
9''B9&2%
5()B&/.
7(67
Q
S
ORRSILOWHU
N
S
Q
N
9''B
QSM
WRPLFURFRQWUROOHU
Note: 1 See Section 8: Application information for further information on output matching topology.
2 EXT_PD, ADD2, ADD1 (and ADD0 when the I2C bus is selected) can be hard wired directly
on the board.
3 Loop filter values are for FSTEP = 200 kHz.
4 For best performance VDD1_1 and VDD1_2 must be low noise supplies
(20 μVRMS in 10 Hz-100 KHz BW).
48/53