Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

SX1276 View Datasheet(PDF) - Semtech Corporation

Part Name
Description
MFG CO.
'SX1276' PDF : 132 Pages View PDF
WIRELESS, SENSING & TIMING
SX1276/77/78/79
DATASHEET
Name
(Address)
Bits
7-6
RegAgcRef
(0x61)
5-0
RegAgcThresh1 7-5
(0x62)
4-0
RegAgcThresh2 7-4
(0x63)
3-0
RegAgcThresh3 7-4
(0x64)
3-0
Variable Name
unused
AgcReferenceLevel
unused
AgcStep1
AgcStep2
AgcStep3
AgcStep4
AgcStep5
Mode
Default
value
FSK/OOK Description
r
- unused
Sets the floor reference for all AGC thresholds:
rw
0x19
AGC Reference[dBm]=
-174dBm+10*log(2*RxBw)+SNR+AgcReferenceLevel
SNR = 8dB, fixed value
r
- unused
rw 0x0c Defines the 1st AGC Threshold
rw 0x04 Defines the 2nd AGC Threshold:
rw 0x0b Defines the 3rd AGC Threshold:
rw 0x0c Defines the 4th AGC Threshold:
rw 0x0c Defines the 5th AGC Threshold:
6.3. Band Specific Additional Registers
The registers in the address space from 0x61 to 0x73 are specific for operation in the lower frequency bands (below 525
MHz), or in the upper frequency bands (above 779 MHz). Their programmed value may differ, and are retained when
switching from lower to high frequency and vice-versa. The access to the band specific registers is granted by enabling or
disabling the bit 3 LowFrequencyModeOn of the RegOpMode register. By default, the bit LowFrequencyModeOn is at ‘1’
indicating that the registers are configured for the low frequency band.
Table 43 Low Frequency Additional Registers
Name
(Address)
Bits
7-6
RegAgcRefLf
(0x61)
5-0
RegAgcThresh1Lf 7-5
(0x62)
4-0
RegAgcThresh2Lf 7-4
(0x63)
3-0
RegAgcThresh3Lf 7-4
(0x64)
3-0
RegPllLf
7-6
(0x70)
5-0
Variable Name
unused
AgcReferenceLevel
unused
AgcStep1
AgcStep2
AgcStep3
AgcStep4
AgcStep5
PllBandwidth
reserved
Mode
Default
value
Low Frequency Additional Registers
r
- unused
Sets the floor reference for all AGC thresholds:
rw
0x19
AGC Reference[dBm]=
-174dBm+10*log(2*RxBw)+SNR+AgcReferenceLevel
SNR = 8dB, fixed value
r
- unused
rw 0x0c Defines the 1st AGC Threshold
rw 0x04 Defines the 2nd AGC Threshold:
rw 0x0b Defines the 3rd AGC Threshold:
rw 0x0c Defines the 4th AGC Threshold:
rw 0x0c Defines the 5th AGC Threshold:
Controls the PLL bandwidth:
rw 0x03 00 75 kHz
10 225 kHz
01 150 kHz
11 300 kHz
rw 0x10 reserved. Retain default value
Rev. 4 - March 2015
©2015 Semtech Corporation
Page 106
www.semtech.com
Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]