CHAPTER 1 GENERAL
Table 1-3. Functional Outline of µPD78064 Subseries
Part Number
Item
µPD78062
µPD78063
µPD78064
µPD78P064
Internal
memory
ROM
Mask ROM
16K bytes
High-speed RAM 512 bytes
24K bytes
1024 bytes
32K bytes
PROM
32K bytesNote 1
1024 bytesNote 1
LCD display RAM 40 × 4 bits
Memory space
64K bytes
General-purpose register 8 bits × 8 × 4 banks
Minimum With main
0.4 µs/0.8 µs/1.6 µs/3.2 µs/6.4 µs/12.8 µs (at 5.0 MHz)
instruction system clock
execution With subsystem 122 µs (at 32.768 kHz)
time
clock
Instruction set
• 16-bit operation
• Multiplication/division (8 bits × 8 bits, 16 bits ÷ 8 bits)
• Bit manipulation (set, reset, test, Boolean operation)
• BCD adjustment, etc.
I/O port
• Total
: 57
(including pins multiplexed • CMOS input : 2
with segment signal output) • CMOS I/O : 55
A/D converter
8-bit resolution × 8 channels
LCD controller/driver
• Segment signal output : 40 max.
• Common signal output : 4 max.
• Bias
: 1/2 or 1/3 bias selectable
Serial interface
• 3-wire serial I/O/SBI/2-wire serial I/O mode selectable : 1 channel
• 3-wire serial I/O/UART mode selectable
: 1 channel
Timer
• 16-bit timer/event counter : 1 channel
• 8-bit timer/event counter : 2 channels
• Watch timer
: 1 channel
• Watchdog timer
: 1 channel
Timer output
3 (14-bit PWM output: 1)
Clock output
19.5 kHz, 39.1 kHz, 78.1 kHz, 156 kHz, 313 kHz, 625 kHz, 1.25 MHz, 2.5 MHz, 5.0 MHz (with
main system clock of 5.0 MHz), 32.768 kHz (with subsystem clock of 32.768 kHz)
Buzzer output
1.2 kHz, 2.4 kHz, 4.9 kHz, 9.8 kHz (with main system clock of 5.0 MHz)
Vectored Maskable
Internal: 12, external: 6
interrupt Non-maskable Internal: 1
source Software
1
Test input
Internal: 1, external: 1
Supply voltage
VDD = 2.0 to 6.0 V
Package
• 100-pin plastic QFP (fine pitch) (14 × 14 mm, resin thickness 1.45 mm)
• 100-pin plastic LQFP (fine pitch) (14 × 14 mm, resin thickness 1.4 mm)
• 100-pin plastic QFP (14 × 20 mm)
• 100-pin ceramic WQFN (14 × 20 mm)Note 2 (µPD78P064 only)
Notes 1. The capacities of the internal PROM and internal high-speed RAM can be changed by using a memory
size select register (IMS).
2. Under development
11