XR82C684
! !B
8
8
<5
+
B9
.9
99
$:
$:
0 9
$-
!
E
! 0!
0
74LS373
5
5E
! !B
@
@
9 B
G
0 9
%%
!'
!
E
XR82C684
G;5G$
8085 CPU
Figure 13. Schematic of the XR82C684 Interface to the 8085 CPU Module (Memory Mapped)
Figure 13 (%% ' (*'(,
80.0@ 009 + Note that
the XR82C684 QUART, in this case, is memory mapped
(e.g., the signals -MEMR and -MEMW of the CPU module
are connected to the -RD and -WR pins of the QUART).
; 3# % ' C% % %(& ' '
80.0@ (' + K% $- ,#
%(, $ $E * + ' '
! E (% * # %'(&
K% $: ( 3% (& ( *
(% *(,# '% (% % 3( %% ( "
3 *(,%
8085 CPU Module Interrupt Structure
009 + % % !(' /5"1
>' $ '%%(, 009 % @ %6
( I% (% 99# .9# B9#
$:# %6 ( I% ( +
E (%'%%(, (*'(, * ( %('(, *
( ('% %' % # 3 &
' ' 3( %6 ( I% (% *
* %6 ( I% (%. * %
(% % /!(' $1 '%%(, ((,
( I% % % /5" >' $1
'%%(, Table 8 (%% % $ I% (%
( ' '(%('% *%
40