áç
XRT4500
MULTIPROTOCOL SERIAL NETWORK INTERFACE IC
REV. 1.0.5
FIGURE 28. ILLUSTRATION OF THE DCE MODE XRT4500 BEING CONFIGURED TO INVERT THE TXC SIGNAL
SCC (L)
TXD
SCTE
TXC_IN
RXC_IN
RXD_IN
DTE
60
TX1
67
TX2
63
TXD
78
62
79
64
SCTE
77
65
76
70
TXC
70
73
RX3
71
71
77
RXC
64
74
RX2
76
65
78
RXD
63
1
RX1
79
62
XRT4500
DCE
RX1
RX2
TX3
TX2
TX1
XRT4500
SCC (R)
1
TXD_IN
74
SCTE_IN
68
TXC
67
RXC
60
RXD_OUT
The “Clock Inversion” feature is also available if the
XRT4500 is operating in the “DTE” Mode. Figure 29
presents an illustration of a DTE Mode XRT4500,
when it is configured to invert the TXC clock signal.
FIGURE 29. ILLUSTRATION OF THE DTE MODE XRT4500 BEING CONFIGURED TO INVERT THE TXC SIGNAL
SCC (L)
60
TXD
67
SCTE
73
TXC_IN
RXC_IN
74
RXD_IN
1
DTE
DCE
63
TXD
78
TX1
62
RX1
1
79
64
SCTE
77
TX2
65
74
76
RX2
70
RX3
71
77
RX2
76
78
RX1
79
XRT4500
TXC
RXC
RXD
70
68
71
TX3
64
67
65
TX2
63
60
62
TX1
XRT4500
SCC (R)
TXD_IN
SCTE_IN
TXC
RXC
RXD
The Benefits of the “Clock Inversion” Feature
In Section 1.3.4 of this document, a lengthy discussion,
regarding the “2-Clock/Propagation Delay” phenomenon
is presented. In this Section, the “Echo-Clock” Fea-
ture was also presented as a possible solution to the
“2-Clock/Propagation Delay” phenomenon. However,
the “Echo-Clock” feature has a drawback. If a “DCE
Equipment” manufacturer were to interface his/her
equipment to a DTE Terminal that does not support
56