Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

XRT83SL28 View Datasheet(PDF) - Exar Corporation

Part Name
Description
MFG CO.
XRT83SL28
Exar
Exar Corporation Exar
'XRT83SL28' PDF : 47 Pages View PDF
XRT83SL28
8-CHANNEL E1 SHORT-HAUL LINE INTERFACE UNIT
TABLE 2: TIMING SPECIFICATIONS FOR RCLK/RPOS/RNEG
PARAMETER
SYMBOL
MIN
TYP
MAX
RCLK Rise Time (10% to 90%)
RCLKR
-
with 25pF Loading
-
40
RCLK Fall Time (90% to 10%)
RCLKF
-
with 25pF Loading
-
40
xr
REV. 1.0.0
UNITS
ns
ns
NOTE: VDD=3.3V ±5%, TA=25°C, Unless Otherwise Specified
1.4 Receive Sensitivity
To meet short haul requirements, the XRT83SL28 can accept E1 signals that have been attenuated by 9dB of
cable loss in E1 mode. The test configuration for measuring the receive sensitivity is shown in Figure 8.
FIGURE 8. TEST CONFIGURATION FOR MEASURING RECEIVE SENSITIVITY
W&G ANT20
Tx
Network
Analyzer
Rx
E1 = PRBS 215 - 1
Cable Loss
Rx
External Loopback
XRT83SL28
8-Channel
Tx
Short Haul LIU
1.5 General Alarm Detection and Interrupt Generation
The receive path detects RLOS and AIS. These alarms can be individually masked to prevent the alarm from
triggering an interrupt. To enable interrupt generation, the Global Interrupt Enable (GIE) bit must be set "High"
in the appropriate global register. Any time a change in status occurs (if the alarms are enabled), the interrupt
pin will pull "Low" to indicate an alarm has occurred. Once the status registers have been read, the INT pin will
return "High". The status registers are Reset Upon Read (RUR).
NOTE: The interrupt pin is an Open-Drain output that requires a 10kpull-up resistor.
16
Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]