ADUC7033BSTZ-88 View Datasheet(PDF) - Analog Devices
Part Name
Description
MFG CO.
'ADUC7033BSTZ-88' PDF : 140 Pages View PDF
ADuC7033
Table 24. UART Base Address = 0xFFFF0700
Address Name
Byte Access Type Default Value
0x0700 COMTX
1
W
N/A
0x0700 COMRX 1
R
0x00
0x0700 COMDIV0 1
RW
0x00
0x0704 COMIEN0 1
RW
0x00
0x0704 COMDIV1 1
RW
0x00
0x0708 COMIID0 1
R
0x01
0x070C COMCON0 1
RW
0x0710 COMCON1 1
RW
0x0714 COMSTA0 1
R
0x072C COMDIV2 2
RW
0x00
0x00
0x60
0x0000
Description
UART Transmit Register. See the UART TX Register section.
UART Receive Register. See the UART RX Register section.
UART Standard Baud Rate Generator Divisor Value 0. See the UART Divisor
Latch Register 0 section.
UART Interrupt Enable MMR 0. See the UART Interrupt Enable Register 0
section and Table 84.
UART Standard Baud Rate Generator Divisor Value 1. See the UART Divisor
Latch Register 1 section.
UART Interrupt Identification 0. See the UART Interrupt Identification
Register 0 section and Table 85.
UART Control Register 0. See the UART Control Register 0 section and Table 81.
UART Control Register 1. See the UART Control Register 1 section and Table 82.
UART Status Register 0. See the UART Status Register 0 section and Table 83.
UART Fractional Divider MMR. See the UART Fractional Divider Register
section and Table 86.
Table 25. LIN Hardware Sync Base Address = 0xFFFF0780
Address Name
Byte Access Type Default Value
0x0780 LHSSTA 1
R
0x00
0x0784 LHSCON0 2
R/W
0x0000
0x0788 LHSVAL0 2
R/W
0x0000
0x078C LHSCON1 1
RW
0x32
0x0790 LHSVAL1 2
RW
0x0794 LHSCAP 1
R
0x0000
0x0000
0x0798 LHSCMP 2
RW
0x0000
Description
LHS Status MMR. See the LIN Hardware Synchronization Status Register
section and Table 93.
LHS Control MMR 0. See the LIN Hardware Synchronization Control
Register 0 section and Table 94.
LHS Timer0 MMR. See the LIN Hardware Synchronization Timer0 Register
section.
LHS Control MMR 1. See the LIN Hardware Synchronization Control
Register 1 section and Table 95.
LHS Timer1 MMR. See the LIN Hardware Break Timer1 Register section.
LHS Capture MMR. See the LIN Hardware Synchronization Capture
Register section.
LHS Compare MMR. See the LIN Hardware Synchronization Compare
Register section.
Table 26. High Voltage Interface Base Address = 0xFFFF0800
Address Name
Byte Access Type Default Value Description
0x0804 HVCON 1
RW
N/A
High Voltage Interface Control MMR. See the High Voltage Interface
Control Register section and Table 71 and Table 72.
0x080C HVDAT 1
RW
N/A
High Voltage Interface Data MMR. See the High Voltage Data Register
section and Table 73.
Rev. B | Page 40 of 140
Share Link: 
