AT45DB021B-CC View Datasheet(PDF) - Atmel Corporation
Part Name
Description
MFG CO.
'AT45DB021B-CC' PDF : 32 Pages View PDF
9.3 Reset Timing (Inactive Clock Polarity Low Shown)
CS
SCK
RESET
SO
HIGH IMPEDANCE
tREC
tRST
tCSS
HIGH IMPEDANCE
SI
Note: The CS signal should be in the high state before the RESET signal is deasserted.
9.4 Command Sequence for Read/Write Operations (except Status Register Read)
SI
CMD 8 bits 8 bits 8 bits
MSB
r r r r rXXX XXXX XXXX XXXX XXXX
Reserved for
larger densities
Page Address
(PA9-PA0)
Byte/Buffer Address
(BA8-BA0/BFA8-BFA0)
LSB
Notes:
1. “r” designates bits reserved for larger densities.
2. It is recommended that “r” be a logical “0” for densities of 2M bits or smaller.
3. For densities larger than 2M bits, the “r” bits become the most significant Page Address bit for the appropriate density.
16 AT45DB021B
1937J–DFLSH–9/05
Share Link: 
