Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

AT91SAM9263 View Datasheet(PDF) - Atmel Corporation

Part Name
Description
MFG CO.
AT91SAM9263
Atmel
Atmel Corporation Atmel
'AT91SAM9263' PDF : 52 Pages View PDF
7. Processor and Architecture
7.1 ARM926EJ-S Processor
z RISC Processor based on ARM v5TEJ Harvard Architecture with Jazelle technology for Java acceleration
z Two Instruction Sets
z ARM High-performance 32-bit Instruction Set
z Thumb High Code Density 16-bit Instruction Set
z DSP Instruction Extensions
z 5-stage Pipeline Architecture
z Instruction Fetch (F)
z Instruction Decode (D)
z Execute (E)
z Data Memory (M)
z Register Write (W)
z 16 Kbyte Data Cache, 16 Kbyte Instruction Cache
z Virtually-addressed 4-way Associative Cache
z Eight words per line
z Write-through and Write-back Operation
z Pseudo-random or Round-robin Replacement
z Write Buffer
z Main Write Buffer with 16-word Data Buffer and 4-address Buffer
z DCache Write-back Buffer with 8-word Entries and a Single Address Entry
z Software Control Drain
z Standard ARM v4 and v5 Memory Management Unit (MMU)
z Access Permission for Sections
z Access Permission for large pages and small pages can be specified separately for each quarter of the
page
z 16 embedded domains
z Bus Interface Unit (BIU)
z Arbitrates and Schedules AHB Requests
z Separate Masters for both instruction and data access providing complete Matrix system flexibility
z Separate Address and Data Buses for both the 32-bit instruction interface and the 32-bit data interface
z On Address and Data Buses, data can be 8-bit (Bytes), 16-bit (Half-words) or 32-bit (Words)
7.2 Bus Matrix
z 9-layer Matrix, handling requests from 9 masters
z Programmable Arbitration strategy
z Fixed-priority Arbitration
z Round-Robin Arbitration, either with no default master, last accessed default master or fixed default master
z Burst Management
z Breaking with Slot Cycle Limit Support
z Undefined Burst Length Support
z One Address Decoder provided per Master
z Three different slaves may be assigned to each decoded memory area: one for internal boot, one for
external boot, one after remap
SAM9263 [Summary] 15
6249IS–ATARM–28-Jan-13
Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]