13.5.22 L2CC Clean Invalidate Physical Address Line Register
Name:
L2CC_CIPALR
Address: 0x00A007F0
Access: Read/Write
31
30
29
28
27
26
25
24
TAG
23
22
21
20
19
18
17
16
TAG
15
14
13
12
11
10
9
8
TAG
IDX
7
6
5
4
3
2
1
0
IDX
–
–
–
–
C
• C: Cache Synchronization Status
0: No background operation is in progress. When written, must be zero.
1: A background operation is in progress.
• IDX: Index Number
• TAG: Tag Number
SAMA5D4 Series [DATASHEET]
Atmel-11238C-ATARM-SAMA5D4-Datasheet_12-Jul-16
113