CC1111F16RSPR View Datasheet(PDF) - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS

Part Name

Description

MFG CO.

CC1111F16RSPR

Low-power sub-1 GHz RF System-on-Chip (SoC) with MCU, memory, transceiver, and USB controller

TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS 

Prev 101 102 103 104 105 106 107 108 109 110 Next

CC1110Fx / CC1111Fx

DMA Trigger

Number

22

23

24

25

26

27

28

29

30

DMA Trigger

Name

ADC_CH1

ADC_CH2

ADC_CH3

ADC_CH4

ADC_CH5

ADC_CH6

I2SRX

ADC_CH7

I2STX

ENC_DW

ENC_UP

Functional Description

Unit

ADC

ADC end of conversion (AIN1, single-ended or AIN0 – AIN1, differential).

Sample ready

ADC

ADC end of conversion (AIN2, single-ended or AIN2 – AIN3, differential).

Sample ready

ADC

ADC end of conversion (AIN3, single-ended or AIN2 – AIN3, differential).

Sample ready

ADC

ADC end of conversion (AIN4, single-ended or AIN4 – AIN5, differential).

Sample ready

ADC

ADC end of conversion (AIN5, single-ended or AIN4 – AIN5, differential).

Sample ready

ADC

I2S

ADC end of conversion (AIN6, single-ended or AIN6 – AIN7, differential).

Sample ready

I2S RX complete

ADC

I2S

ADC end of conversion (AIN7, single-ended or AIN6 – AIN7, differential).

Sample ready

I2S TX complete

AES

AES encryption processor requests download input data

AES

AES encryption processor requests upload output data

Table 51: DMA Trigger Sources

Byte Bit

Offset

0

7:0

1

7:0

2

7:0

3

7:0

Field Name

Description

SRCADDR[15:8]

SRCADDR[7:0]

DESTADDR[15:8]

DESTADDR[7:0]

The DMA channel source address, high byte

The DMA channel source address, low byte

The DMA channel destination address, high byte.

Note that flash memory is not directly writeable.

The DMA channel destination address, low byte.

Note that flash memory is not directly writeable.

SWRS033E

Page 108 of 239

Share Link: