CC1111F16RSPR View Datasheet(PDF) - TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS

Part Name

Description

MFG CO.

CC1111F16RSPR

Low-power sub-1 GHz RF System-on-Chip (SoC) with MCU, memory, transceiver, and USB controller

TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS

'CC1111F16RSPR' PDF : 240 Pages View PDF

Prev 111 112 113 114 115 116 117 118 119 120 Next

CC1110Fx / CC1111Fx
DMAREQ (0xD7) – DMA Channel Start Request and Status
Bit Name
Reset R/W Description
7:5
4
DMAREQ4
3
DMAREQ3
2
DMAREQ2
1
DMAREQ1
0
DMAREQ0
000
R0
Not used
0
R/W1 DMA transfer request, channel 4 (manual trigger)
H0
Setting this bit to 1 will have the same effect as a single trigger
event.
This bit is cleared when the DMA channel is granted access.
0
R/W1 DMA transfer request, channel 3 (manual trigger)
H0
Setting this bit to 1 will have the same effect as a single trigger
event.
This bit is cleared when the DMA channel is granted access.
0
R/W1 DMA transfer request, channel 2 (manual trigger)
H0
Setting this bit to 1 will have the same effect as a single trigger
event.
This bit is cleared when the DMA channel is granted access.
0
R/W1 DMA transfer request, channel 1 (manual trigger)
H0
Setting this bit to 1 will have the same effect as a single trigger
event.
This bit is cleared when the DMA channel is granted access.
0
R/W1 DMA transfer request, channel 0 (manual trigger)
H0
Setting this bit to 1 will have the same effect as a single trigger
event.
This bit is cleared when the DMA channel is granted access.
DMA0CFGH (0xD5) – DMA Channel 0 Configuration Address High Byte
Bit Name
Reset R/W Description
7:0 DMA0CFG[15:8]
0x00 R/W The DMA channel 0 configuration address, high byte
DMA0CFGL (0xD4) – DMA Channel 0 Configuration Address Low Byte
Bit Name
Reset R/W Description
7:0 DMA0CFG[7:0]
0x00 R/W The DMA channel 0 configuration address, low byte
DMA1CFGH (0xD3) – DMA Channel 1-4 Configuration Address High Byte
Bit Name
Reset R/W Description
7:0 DMA1CFG[15:8]
0x00 R/W The DMA channel 1 - 4 configuration address, high byte
DMA1CFGL (0xD2) – DMA Channel 1-4 Configuration Address Low Byte
Bit Name
Reset R/W Description
7:0 DMA1CFG[7:0]
0x00 R/W The DMA channel 1 - 4 configuration address, low byte
SWRS033E
Page 112 of 239

Share Link: