CL-PD6833-VC-A View Datasheet(PDF) - Cirrus Logic

Part Name

Description

MFG CO.

CL-PD6833-VC-A

PCI-to-CardBus Host Adapter

Cirrus Logic 

Prev 101 102 103 104 105 106 107 108 109 110 Next

CL-PD6833

PCI-to-CardBus Host Adapter

Bit 6 — I/O Map 0 Enable

0

I/O Window Mapping registers for I/O Window 0 disabled.

1

I/O Window Mapping registers for I/O Window 0 enabled.

When this bit is ‘1’, the I/O Window Mapping registers for I/O Window 0 are enabled and the con-

troller responds to I/O accesses in the I/O space defined by those registers.

Bit 7 — I/O Map 1 Enable

0

I/O Window Mapping registers for I/O Window 1 disabled.

1

I/O Window Mapping registers for I/O Window 1 enabled.

When this bit is ‘1’, the I/O Window Mapping registers for I/O Window 1 are enabled and the con-

troller responds to I/O accesses in the I/O space defined by those registers.

102

DEVICE CONTROL REGISTERS

ADVANCE DATA BOOK v0.3

June 1998

Share Link: