Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

CS5373A-ISZ View Datasheet(PDF) - Cirrus Logic

Part Name
Description
MFG CO.
'CS5373A-ISZ' PDF : 40 Pages View PDF
CS5373A
The -3 dB corner of the input anti-alias filter is
nominally set to the internal analog sampling
rate divided by 64, which itself is a division by
4 of the MCLK input rate.
• MCLK Frequency = 2.048 MHz
• Sampling Frequency = MCLK / 4 = 512 kHz
• -3 dB Filter Corner = Sample Freq / 64 = 8 kHz
• RC filter = 8 kHz = 1 / [ 2π * (2 * Rseries) * Cdiff)]
Figure 14 illustrates the CS5373A modulator
analog connections with input anti-alias filter
components. Filter components on the rough
and fine pins should be identical values for op-
timum performance, with the capacitor values
a minimum of 0.02 µF. The rough input can
use either X7R or C0G type capacitors, while
the fine input requires C0G type capacitors for
optimal linearity. Using X7R type capacitors on
the fine analog inputs will degrade total har-
monic distortion significantly.
The CS3301A / CS3302A differential amplifi-
ers are designed with separate rough and fine
analog outputs (OUTR±, OUTF±) that match
the rough and fine inputs to the modulator
(INR±, INF±). External anti-alias series resis-
tors and differential capacitors create the re-
quired anti-alias RC filters.
7.2 DAC Output Attenuation
The CS5373A test DAC has seven analog out-
put attenuation settings from 1/1 to 1/64 se-
lected with the ATT2, ATT1, and ATT0 pins.
When enabled, attenuation is applied to both
the OUT± and BUF± differential analog out-
puts. At 1/64 attenuation in AC Common Mode
(MODE 6) there is no output signal amplitude
Selection ATT[2:0]
0
000
1
001
2
010
3
0 11
4
100
5
101
6
11 0
7
111
Attenuation
1/1
1/2
1/4
1/8
1/16
1/32
1/64
reserved
dB
0 dB
-6.02 dB
-12.04 dB
-18.06 dB
-24.08 dB
-30.10 dB
-36.12 dB
reserved
Figure 15. DAC Output Attenuation Settings
due to the attenuator architecture.
The OUT± pins connect directly into the inter-
nal attenuator resistors and so attenuation ac-
curacy is highly sensitive to load impedance
on the OUT± pins. Loading on the BUF± pins
does not affect attenuator accuracy.
The attenuation settings of CS5373A match
the gain ranges of the CS3301A / CS3302A
differential amplifiers to enable full-scale test-
ing at all gain ranges. The
CS3301A / CS3302A amplifier gain settings
(GAIN) are decoded identical to the CS5373A
attenuator settings (ATT) and so can share
GPIO control signals from the CS5378 digital
filter.
7.3 DAC OUT± Precision Output
The test DAC OUT± pins are precision differ-
ential analog outputs for testing the high-per-
formance electronics measurement channel.
These precision outputs have higher perfor-
DS703F1
29
Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]