Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

CYP15G0401DXB-BGXC View Datasheet(PDF) - Cypress Semiconductor

Part Name
Description
MFG CO.
CYP15G0401DXB-BGXC
Cypress
Cypress Semiconductor Cypress
'CYP15G0401DXB-BGXC' PDF : 53 Pages View PDF
CYP15G0401DXB
CYV15G0401DXB
CYW15G0401DXB
CYP(V)(W)15G0401DXB AC Characteristics Over the Operating Range (continued)
Parameter
tREFADV–
tREFADV+
tREFCDV–
tREFCDV+
tREFRX [12]
Description
Received Data Valid Time to RXCLKA (RXCKSEL = LOW)
Received Data Valid Time from RXCLKA (RXCKSEL = LOW)
Received Data Valid Time to RXCLKC (RXCKSEL = LOW)
Received Data Valid Time from RXCLKC (RXCKSEL = LOW)
REFCLK Frequency Referenced to Received Clock Period
Min.
Max. Unit
10UI – 4.7
ns
0.5
ns
10UI – 4.3
ns
–0.2
ns
–1500
+1500 ppm
CYP(V)(W)15G0401DXB Transmit Serial Outputs and TX PLL Characteristics Over the Operating Range
Parameter
tB
tRISE [32]
Description
Bit Time
CML Output Rise Time 20% – 80% (CML Test
Load)
Condition
SPDSEL = HIGH
SPDSEL = MID
Min.
5100
60
100
Max.
666[38]
270
500
tFALL [32]
SPDSEL = LOW
180
1000
CML Output Fall Time 80% – 20% (CML Test
SPDSEL = HIGH
50
270
Load)
SPDSEL = MID
100
500
tDJ [32, 39, 41]
tRJ [32, 40, 41]
tTXLOCK
Deterministic Jitter (peak-peak)
Random Jitter (σ)
Transmit PLL lock to REFCLK
SPDSEL = LOW
180
1000
IEEE 802.3z[42]
25
IEEE 802.3z[42]
11
200
Unit
ps
ps
ps
ps
ps
ps
ps
ps
ps
us
CYP(V)(W)15G0401DXB Receive Serial Inputs and CDR PLL Characteristics Over the Operating Range
tRXLOCK
Receive PLL lock to input data stream (cold start)
Receive PLL lock to input data stream
376K
376K
tRXUNLOCK
tJTOL[41]
tDJTOL[41 ]
Receive PLL Unlock Rate
Total Jitter Tolerance
Deterministic Jitter Tolerance
46
IEEE 802.3z[42]
600
IEEE 802.3z[42]
370
Capacitance [32]
UI[43]
UI
UI
ps
ps
Parameter
Description
Test Conditions
Max.
Unit
CINTTL
TTL Input Capacitance
TA = 25°C, f0 = 1 MHz, VCC = 3.3V
7
pF
CINPECL
PECL input Capacitance
TA = 25°C, f0 = 1 MHz, VCC = 3.3V
4
pF
Notes:
38. This parameter is 649 ps for CYW15G0401DXB
39. While sending continuous K28.5s, outputs loaded to a balanced 100load, measured at the cross point of differential outputs, over the operating range.
40. While sending continuous K28.7s, after 100,000 samples measured at the cross point of differential outputs, time referenced to REFCLK input, over the
operating range.
41. Total jitter is calculated at an assumed BER of 1E –12. Hence: total jitter (tJ) = (tRJ * 14) + tDJ.
42. Also meets all Jitter Generation and Jitter Tolerance requirements as specified by SMPTE 259M, SMPTE 292M, OBSAI RP3, CPRI, ESCON, FICON, Fibre
Channel and DVB-ASI.
43. Receiver UI (Unit Interval) is calculated as 1/(fREF * 20) (when RXRATE = HIGH) or 1/(fREF * 10) (when RXRATE = LOW) if no data is being received, or
1/(fREF * 20) (when RXRATE = HIGH) or 1/(fREF * 10) (when RXRATE = LOW) of the remote transmitter if data is being received. In an operating link this is
equivalent to tB.
Document #: 38-02002 Rev. *L
Page 38 of 53
Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]