GL852G View Datasheet(PDF) - Genesys Logic
Part Name
Description
MFG CO.
'GL852G' PDF : 38 Pages View PDF
GL852G Datasheet
5.2.2 PGANG Setting
To save pin count, GL852G uses the same pin to decide individual/gang mode as well as to output the
suspend flag. The individual/gang mode is decided within 20us after power on reset. Then, about 50ms later,
this pin is changed to output mode. GL852G outputs the suspend flag once it is globally suspended. For
individual mode, a pull low resister greater than 100KΩ should be placed. For gang mode, a pull high
resister which greater than 100KΩ should be placed. In figure 5.6, we also depict the suspend LED indicator
schematics. It should be noticed that the polarity of LED must be followed, otherwise the suspend current
will be over spec limitation (2.5mA).
Figure 5.5 - Timing of PGANG Strapping
DVDD(3.3V)
DVDD(3.3V)
GAND Mode
"0": Individual Mode
"1": GANG Mode
100K ohm
Suspend LED
Indicator
SUSPNDO
GANG_CTL
Inside GL852G
On PCB
100K ohm
Figure 5.6 - GANG Mode Setting
Suspend LED
Indicator
Individual
Mode
©2012 Genesys Logic, Inc. - All rights reserved.
Page 24
Share Link: 
