Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

ICS1893AGILF View Datasheet(PDF) - Integrated Circuit Systems

Part Name
Description
MFG CO.
ICS1893AGILF
ICST
Integrated Circuit Systems ICST
'ICS1893AGILF' PDF : 135 Pages View PDF
ICS1893AG Data Sheet - Preliminary
Chapter 5 Operating Modes Overview
5.5 100Base-TX Operations
The ICS1893AG 100Base-TX mode provides 100Base-TX physical layer (PHY) services as defined in the
ISO/IEC 8802-3 standard. In the 100Base-TX mode, the ICS1893AG is a 100M translator between a MAC
and the physical transmission medium. As such, the ICS1893AG has two interfaces, both of which are fully
configurable: one to the MAC/repeater and one to the Link Segment. In 100Base-TX mode, the
ICS1893AG provides the following functions:
Data conversion from both parallel-to-serial and serial-to-parallel formats
Data encoding/decoding (4B/5B, NRZ/NRZI, and MLT-3)
Data scrambling/descrambling
Data transmission/reception over a twisted-pair medium
To accurately transmit and receive data, the ICS1893AG employs DSP-based wave shaping, adaptive
equalization, and baseline wander correction. In addition, in 100Base-TX mode, the ICS1893AG provides
a variety of control and status means to assist with Link Segment management. For more information on
100Base-TX, see Section 7.4, “Functional Block: 100Base-TX TP-PMD Operations”.
5.6 10Base-T Operations
The ICS1893AG 10Base-T mode provides 10Base-T physical layer (PHY) services as defined in the
ISO/IEC 8802-3 standard. In the 10Base-T mode, the ICS1893AG is a 10M translator between a
MAC/repeater and the physical transmission medium. In 10Base-T mode, the ICS1893AG provides the
following functions:
Data conversion from both parallel-to-serial and serial-to-parallel formats
Manchester data encoding/decoding
Data transmission/reception over a twisted-pair medium
5.7 Half-Duplex and Full-Duplex Operations
The ICS1893AG supports half-duplex and full-duplex operations for both 10Base-T and 100Base-TX
applications. Full-duplex operation allows simultaneous transmission and reception of data, which
effectively doubles the Link Segment throughput to either 20 Mbps (for 10Base-T operations) or 200 Mbps
(for 100Base-TX operations).
As per the ISO/IEC standard, full-duplex operations differ slightly from half-duplex operations. These
differences are necessary, as during full-duplex operations a PHY actively uses both its transmit and
receive data paths simultaneously.
In 10Base-T full-duplex operations, the ICS1893AG disables its loopback function (that is, it does not
automatically loop back data from its transmitter to its receiver) and disables its SQE Test function.
In both 10Base-T and 100Base-TX full-duplex operations, the ICS1893AG asserts its CRS signal only in
response to receive activity while its COL signal always remains inactive.
For more information on half-duplex and full-duplex operations, see the following sections:
Section 8.2, “Register 0: Control Register”
Section 8.2.8, “Duplex Mode (bit 0.8)”
Section 8.3, “Register 1: Status Register”
Section 8.6, “Register 4: Auto-Negotiation Register”
ICS1893AG, Rev A 04/14/05
Copyright © 2005, Integrated Circuit Systems, Inc.
All rights reserved.
22
April, 2005
Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]