Functional description of the SPI
L99H01
Command byte
Table 24. DI
DI - data byte
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
OC1 OC0 A5 A4 A3 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0
Table 25. DO
Global Status byte
DO - data byte
15 14
13
12 11 10 9 8 7 6 5 4 3 2 1 0
GL_ER FE STK_RESET_Q TSD TW UV OV WDTO D7 D6 D5 D4 D3 D2 D1 D0
4.2.1
4.2.2
Command byte
Each communication frame starts with a command byte. It consists of an operating code
which specifies the type of operation (<Read>, <Write>, <Fault Reset>,
<Read Device Information>) and a 6-bit address.
Table 26. Command byte
Command byte
MSB
LSB
Op code
Address
OC1
OC0
A5
A4
A3
A2
A1
A0
Comments:
• OCx: Operating code
• Ax: Address
OpCode definition
Table 27. Operating code definition
OC1
OC0
Meaning
0
0
<Write Mode>
0
1
1
0
<Read Mode>
<Clear Status>
1
1
<Read Device Information>
The <Write Mode> and <Read Mode> operations allow access to the RAM of the device.
The <Clear Status> operation is used to read a status register and subsequently clear its
content.
<Read Device Information> allows access to the ROM area which contains device related
information such as <ID-Header>, <Product Code>, <Silicon Version and Category> and
<SPI-frame-ID>.
32/53
DocID15567 Rev 5