LPC47M112-MC View Datasheet(PDF) - SMSC -> Microchip

Part Name

Description

MFG CO.

LPC47M112-MC

Enhanced Super I/O Controller with LPC Interface / Dual Game Port Interface

SMSC -> Microchip 

Prev 41 42 43 44 45 46 47 48 49 50 Next

Enhanced Super I/O Controller with LPC Interface

Datasheet

SYMBOL

ST0

ST1

ST2

ST3

WGATE

NAME

Status 0

Status 1

Status 2

Status 3

Write Gate

DESCRIPTION

Registers within the FDC which store status information after a

command has been executed. This status information is available to

the host during the result phase after command execution.

Alters timing of WE to allow for pre-erase loads in perpendicular

drives.

SMSC DS – LPC47M112

Page 43

DATASHEET

Rev. 02-16-07

Share Link: