LRS13023 View Datasheet(PDF) - Sharp Electronics

Part Name

Description

MFG CO.

LRS13023

Stacked Chip 8M Flash and 1M SRAM

Sharp Electronics 

Prev 41 42 43 44 45 46 47 48 49 50 Next

SHARP

LRS13023

40

i.2.6 RESET OPERATIONS

VIH

FP(P,

VIL

27v

vcc

VIL

VIH

Izp(P)

VIL

bLPH

(AlReset During Read Array Mode, Block Erase,

Byte Write or Lock-Bit Configuration

t

I

-

tVPH

-

I

7-

c

(B)F? rising Timing

Figure 15. AC Waveform for Reset Operation

Reset AC Specifications

SJVII

Parameter

:PLPH

RP Pulse Low Time

(If w is tied to Vcc, this specification is not

applicable)

YPH

lOTES:

V,, 2.7V to Rp High

. When the device power-up, holding -iss low minimum

and also has been in stable there.

Notes

1

1OOns is required

Vcr=2.7-3.6V

Min

Max

100

100

after V,, has been in predefined

unit

ns

ns

range

Share Link: