LTC2190 View Datasheet(PDF) - Linear Technology

Part Name

Description

MFG CO.

LTC2190

16-Bit, 65Msps/40Msps/ 25Msps Low Power Dual ADCs

Linear Technology 

Prev 11 12 13 14 15 16 17 18 19 20 Next

LTC2192

LTC2191/LTC2190

PIN FUNCTIONS

VREF (Pin 48): Reference Voltage Output. Bypass to ground

with a 2.2µF ceramic capacitor. The reference output is

nominally 1.25V.

SENSE (Pin 50): Reference Programming Pin. Connecting

SENSE to VDD selects the internal reference and a ±1V input

range. Connecting SENSE to ground selects the internal

reference and a ±0.5V input range. An external reference

between 0.625V and 1.3V applied to SENSE selects an

input range of ±0.8 • VSENSE.

LVDS Outputs

The following pins are differential LVDS outputs. The

output current level is programmable. There is an optional

internal 100Ω termination resistor between the pins of

each LVDS output pair.

OUT2D–/OUT2D+, OUT2C–/OUT2C+, OUT2B–/OUT2B+,

OUT2A–/OUT2A+ (Pins 23/24, 25/26, 27/28, 29/30): Serial

Data Outputs for Channel 2. In 1-lane output mode only

OUT2A–/OUT2A+ are used. In 2-Lane output mode only

OUT2A–/OUT2A+ and OUT2B–/OUT2B+ are used.

FR–/FR+ (Pins 31/32): Frame Start Outputs.

DCO–/DCO+ (Pins 35/36): Data Clock Outputs.

OUT1D–/OUT1D+, OUT1C–/OUT1C+, OUT1B–/OUT1B+,

OUT1A–/OUT1A+ (Pins 37/38, 39/40, 41/42, 43/44): Serial

Data Outputs for Channel 1. In 1-lane output mode only

OUT1A–/OUT1A+ are used. In 2-lane output mode only

OUT1A–/OUT1A+ and OUT1B–/OUT1B+ are used.

219210p

15

Share Link: