Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

LTC2926CGN View Datasheet(PDF) - Linear Technology

Part Name
Description
MFG CO.
LTC2926CGN
Linear
Linear Technology Linear
'LTC2926CGN' PDF : 28 Pages View PDF
LTC2926
APPLICATIO S I FOR ATIO
have 1% tolerance. The 3-step design procedure detailed
above can be used to determine component values. Only
the slave 1 supply is considered here, as the procedure
is the same for the slave 2 supply.
1. Set the ramp rate of the master signal.
From Equation 1:
CMGATE
=
10µA
100 V s
=
0.1µF
2. Choose the feedback resistors based on the slave supply
voltage and slave load.
RL = 150Ω
From Equation 2:
RFB ≥ 100 • 150Ω = 15kΩ
Choose RFB = 15.0kΩ.
From Equation 3:
RFA
<
15.0k
⎝⎜
0.99
1.01⎠⎟
⎝⎜
1.98V
0.784V
1⎞⎠⎟
=
9.64k
Choose RFA = 9.53kΩ.
3. Solve for the tracking resistors that set the desired ramp
rate and voltage offset or time delay of the slave supply.
From Equation 4:
100 V s
RTB = 15.0kΩ• ⎝⎜ 100 V s⎠⎟ = 15.0k
Since no offset or delay is required, Equation 5c applies:
ΔV = 0V
From Equation 6:
RTA =
0.8V
+
0.8V
0.8V 0.8V
+
0V
= 9.53k
15.0k9.53k15.0k15.0k
In this example, all supplies remain low while the ON pin
is held below 1.23V. When the ON pin rises above 1.23V,
10µA pulls up CMGATE and the gate of MOSFET Q0 at 100V/s.
The source of Q0 follows the gate and pulls up the output
to 3.3V at the rate of 100V/s. This output serves as the
master ramp and is buffered from the RAMP pin to the
RAMPBUF pin. As the master output and the RAMPBUF
pin rise, the current from the TRACK pins is reduced. Con-
sequently, the voltage at the FB pins begins to fall below
0.8V, which causes the SGATE pins to rise. The sources
of the slave supply MOSFETs, Q1 and Q2, follow the rising
SGATE signals, and the slave supplies track the master
supply. When all the supplies have finished ramping, the
RSGATE pin voltage rises to close the integrated remote
sense switches, which allows the slave supply modules
to compensate for voltage drops in the series MOSFETs. If
the supplies have ramped within the power good timeout
period (about 123ms in this example), the STATUS/PGI
pin will rise, indicating completed ramping. When the
ON pin is again pulled below 1.23V, the STATUS/PGI pin
falls and the RSGATE pin falls, which opens the remote
sense switches. Next, 10µA will pull down CMGATE and the
gate of MOSFET Q0 at 100V/s. If the loads on the outputs
are sufficient, all outputs will track down coincidently at
100V/s.
2926fa
19
Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]