Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

M7020R-083ZA1 View Datasheet(PDF) - STMicroelectronics

Part Name
Description
MFG CO.
M7020R-083ZA1
ST-Microelectronics
STMicroelectronics ST-Microelectronics
'M7020R-083ZA1' PDF : 150 Pages View PDF
M7020R
Table 18. READ Command Parameters
CMD Parameter
CMD[2]
Read Command
Description
0
Single Read
Reads a single location of the data array, mask array, external SRAM,
or device registers. All access information is applied on the DQ Bus.
Reads a block of locations from the data array or mask array as a
burst.
The internal register (RBURADR) specifies the starting address and
1
Burst Read
the length of the data transfer from the data array or mask array, and it
auto-increments the address for each access.
All other access information is applied on the DQ Bus.
Note: The device registers and external SRAM can only be read in
single-read mode.
Table 19. Data and Mask Array, SRAM Read Address Format
DQ
DQ
[67:30]
[29]
DQ
[28:26]
DQ
[25:21]
DQ
[20:19]
DQ
[18:15]
DQ
[14:0]
Successful SEARCH
Reserved
0: Direct
1: Indirect
Register Index
(Applicable if DQ[29]
ID
is indirect)
00: Data
Array
Reserved
If DQ[29] is ’0,’ this field carries
address of data array location.
If DQ[29] is ’1,’ the successful
search register ID (SSRI)
specified on DQ[28:26] supplies
the address of the data array
location:
{SSR[14:2], SSR[1] | DQ[1],
SSR[0] | DQ[0]}(1)
If DQ[29] is ’0,’ this field carries
address of mask array location.
Successful SEARCH
Reserved
0: Direct
1: Indirect
Register Index
(Applicable if DQ[29]
ID
is indirect)
01: Mask
Array
Reserved
If DQ[29] is ’1,’ the successful
search register ID (SSRI)
specified on DQ[28:26] supplies
the address of the mask array
location:
{SSR[14:2], SSR[1] | DQ[1],
SSR[0] | DQ[0]}(1)
Successful SEARCH
Reserved
0: Direct
1: Indirect
Register Index
(Applicable if DQ[29]
ID
is indirect)
10:
External
SRAM
Reserved
If DQ[29] is ’0,’ this field carries
address of SRAM location.
If DQ[29] is ’1,’ the successful
search register ID (SSRI)
specified on DQ[28:26] supplies
the address of the SRAM
location:
{SSR[14:2], SSR[1] | DQ[1],
SSR[0] | DQ[0]}(1)
Note: 1. “|” stands for Logical OR operation. “{ }” stands for concatenation operator.
32/150
Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]