M7020R-083ZA1 View Datasheet(PDF) - STMicroelectronics
Part Name
Description
MFG CO.
'M7020R-083ZA1' PDF : 150 Pages View PDF
M7020R
– Cycle 2: The host ASIC drives the DQ[67:0]
with the data to be written to the data array or
mask array location of the selected device. The
M7020R writes the data from the DQ[67:0] Bus
only to the subfield that has the corresponding
mask bit set to '1' in the global mask register
specified by the index CMD[5:3] and supplied in
Cycle 1.
– Cycles 3 to n + 1: The host ASIC drives the
DQ[67:0] with the data to be written to the next
data array or mask array location (addressed by
the auto-increment ADR field of the WBURREG
register) of the selected device.
The M7020R writes the data on the DQ[67:0]
Bus only to the subfield that has the correspond-
ing mask bit set to '1' in the global mask register
specified by the index CMD[5:3] and supplied in
Cycle 1. The M7020R drives the EOT signal low
from Cycle 3 to Cycle n; the M7020R drives the
EOT signal high in Cycle n + 1 (n is specified in
the BLEN field of the WBURREG).
– Cycle n + 2: The M7020R drives the EOT signal
low. At the termination of the Cycle n + 2, the
M7020R floats the EOT signal to a 3-state, and
a new instruction can begin.
Figure 17. Single Location WRITE Cycle Timing
CLK 2X
PHS_L
CMDV
CMD[1:0]
CMD[8:2]
DQ
Cycle 0
Cycle 1
Cycle 2
Cycle 3
Cycle 4
Write
A
B
Address
Data
X
AI04284
34/150
Share Link: 
