ML2722DH-T View Datasheet(PDF) - Micro Linear Corporation
Part Name
Description
MFG CO.
'ML2722DH-T' PDF : 28 Pages View PDF
ML2722
Transmit Closed Loop Bit (TXCL): DB4
Used to produce a continuous CW transmitter output for product test with RXON low (see Table 11).
TXCL TRANSMIT PLL MODE
0 PLL Open Loop, FSK Output
1 PLL Closed Loop, CW Output
Table 11. PLL Mode in Transmit Operation
Transmit Power Control Bit (TPC): DB5
Controls the state of the TPC/TPQ open-drain output (pin 7). Although this bit may be set at any time, the TPC/TPQ pin
only changes state at the falling edge of RXON (see Table 12).
TPC TPC PIN STATE
0
High Impedance
1
Pulled to Ground
Table 12. TPC Pin State
REGISTER #1, CHANNEL FREQUENCY REGISTER
Channel Frequency Selection Bits (CHQ): <DB11:DB0>
These bits set the channel frequency for the transceiver (see Table 13). With a 6.144MHz or 12.288MHz input to the
REF pin (pin 9), the channel frequency value is calculated by multiplying the CHQ value by 0.512. A 1.024MHz offset is
automatically added in the RECEIVE mode to accommodate the IF frequency. The recommended operating range
value of the CHQ is from 1,024 (400 hex) to 4093 (FFD hex). These bits should be programmed to a valid channel
frequency before XCEN is asserted. The divide ratio is calculated as fC /0.512, where fC is the channel frequency in
MHz.
B15 B14 B13 TO B2 B1 B0
0 0 PLL divide ratio 0 1
Table 13. Main Divider
DS2722-F-06
FINAL DATASHEET
DECEMBER 2005 24
Share Link: 
