5 Document Revision History
Table 55 provides a revision history for this hardware specification.
Table 55. Document Revision History
Rev. No.
Differences
1
Clock Frequencies table: 466 MHz was changed to 400 MHz for the e300 Processor Core
2
Added description for PCI CLK Slew Rate for PCI CLK Specifications table.
Added description for minimum rates in the DDR SDRAM Memory Write Timing table.
3
Added one item to table “DDR SDRAM Memory Read Timing.”
4
Updated table “Ordering Information.”
MPC5200B Data Sheet, Rev. 4
70
Freescale Semiconductor