MPC5567 View Datasheet(PDF) - Freescale Semiconductor
Part Name
Description
MFG CO.
'MPC5567' PDF : 56 Pages View PDF
Electrical Characteristics
3.14 Fast Ethernet AC Timing Specifications
MII signals use TTL signal levels compatible with devices operating at 3.3 V. Note that the timing
specifications for the MII signals are independent of system clock frequency (part speed designation).
3.14.1 MII Receive Signal Timing (RXD[3:0], RX_DV, RX_ER, and RX_CLK)
The receiver functions correctly up to a RX_CLK maximum frequency of 25 MHz +1%. There is no
minimum frequency requirement. In addition, the processor clock frequency must exceed 4× the RX_CLK
frequency.
Table 28 lists MII receive channel timings.
Table 28. MII Receive Signal Timing
Num
1
2
3
4
Characteristic
RXD[3:0], RX_DV, RX_ER to RX_CLK setup
RX_CLK to RXD[3:0], RX_DV, RX_ER hold
RX_CLK pulse width high
RX_CLK pulse width low
Min
5
5
35%
35%
Max
—
—
65%
65%
Unit
ns
ns
RX_CLK period
RX_CLK period
Figure 28 shows MII receive signal timings listed in Table 28.
M3
RX_CLK (input)
RXD[3:0] (inputs)
RX_DV
RX_ER
M4
M1
M2
Figure 28. MII Receive Signal Timing Diagram
MPC5567 Microcontroller Data Sheet, Rev. 0
Freescale Semiconductor
Preliminary—Subject to Change Without Notice
45
Share Link: 
