MPC8349VVAGFB View Datasheet(PDF) - Freescale Semiconductor
Part Name
Description
MFG CO.
MPC8349VVAGFB
Freescale Semiconductor
'MPC8349VVAGFB' PDF : 87 Pages View PDF
Clocking
Table 57 provides the operating frequencies for the MPC8349EA TBGA under recommended operating
conditions (see Table 2).
Table 57. Operating Frequencies for TBGA
Characteristic1
400 MHz 533 MHz 667 MHz
Unit
e300 core frequency (core_clk)
266–400 266–533
266–667
MHz
Coherent system bus frequency (csb_clk)
DDR1 memory bus frequency (MCK)2
DDR2 memory bus frequency (MCK)3
Local bus frequency (LCLKn)4
100–266
100–133
100–133
16.67–133
100–333
100–133
100–133
16.67–133
100–333
100–166.67
100–200
16.67–133
MHz
MHz
MHz
MHz
PCI input frequency (CLKIN or PCI_CLK)
25–66
25–66
25–66
MHz
Security core maximum internal operating frequency
133
133
166
MHz
USB_DR, USB_MPH maximum internal operating frequency
133
133
166
MHz
1 The CLKIN frequency, RCWL[SPMF], and RCWL[COREPLL] settings must be chosen so that the resulting csb_clk, MCK,
LCLK[0:2], and core_clk frequencies do not exceed their respective maximum or minimum operating frequencies. The value of
SCCR[ENCCM], SCCR[USBDRCM] and SCCR[USBMPHCM] must be programmed so that the maximum internal operating
frequency of the security core and USB modules does not exceed the respective values listed in this table.
2 The DDR data rate is 2x the DDR memory bus frequency.
3 The DDR data rate is 2x the DDR memory bus frequency.
4 The local bus frequency is 1/2, 1/4, or 1/8 of the lbiu_clk frequency (depending on LCCR[CLKDIV]) which is in turn 1x or 2x the
csb_clk frequency (depending on RCWL[LBIUCM]).
All frequency combinations shown in the table below may not be available. Maximum operating
frequencies depend on the part ordered, see Section 22.1, “Part Numbers Fully Addressed by This
Document,” for part ordering details and contact your Freescale Sales Representative or authorized
distributor for more information.
19.1 System PLL Configuration
The system PLL is controlled by the RCWL[SPMF] parameter. Table 58 shows the multiplication factor
encodings for the system PLL.
Table 58. System PLL Multiplication Factors
RCWL[SPMF] System PLL Multiplication Factor
0000
0001
0010
0011
0100
0101
0110
× 16
Reserved
×2
×3
×4
×5
×6
MPC8349EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 13
68
Freescale Semiconductor
Share Link: 