MPC8349VVALF View Datasheet(PDF) - Freescale Semiconductor
Part Name
Description
MFG CO.
MPC8349VVALF
Freescale Semiconductor
'MPC8349VVALF' PDF : 88 Pages View PDF
I2C
12 I2C
This section describes the DC and AC electrical characteristics for the I2C interface of the MPC8349E.
12.1 I2C DC Electrical Characteristics
Table 38 provides the DC electrical characteristics for the I2C interface of the MPC8349E.
Table 38. I2C DC Electrical Characteristics
At recommended operating conditions with OVDD of 3.3 V ± 10%.
Parameter
Symbol
Min
Max
Unit Notes
Input high voltage level
Input low voltage level
Low level output voltage
Output fall time from VIH(min) to VIL(max) with a bus
capacitance from 10 to 400 pF
VIH
0.7 × OVDD OVDD + 0.3
V
VIL
–0.3
0.3 × OVDD
V
VOL
0
0.2 × OVDD
V
1
tI2KLKV 20 + 0.1 × CB
250
ns
2
Pulse width of spikes which must be suppressed by the
tI2KHKL
0
input filter
50
ns
3
Input current each I/O pin (input voltage is between
0.1 × OVDD and 0.9 × OVDD(max)
II
–10
10
μA
4
Capacitance for each I/O pin
CI
—
10
pF
Notes:
1. Output voltage (open drain or open collector) condition = 3 mA sink current.
2. CB = capacitance of one bus line in pF.
3. Refer to the MPC8349E Integrated Host Processor Reference Manual, for information on the digital filter used.
4. I/O pins obstruct the SDA and SCL lines if OVDD is switched off.
12.2 I2C AC Electrical Specifications
Table 39 provides the AC timing parameters for the I2C interface of the MPC8349E. Note that all values
refer to VIH(min) and VIL(max) levels (see Table 38).
Table 39. I2C AC Electrical Specifications
Parameter
Symbol1
Min
SCL clock frequency
fI2C
0
Low period of the SCL clock
tI2CL
1.3
High period of the SCL clock
tI2CH
0.6
Setup time for a repeated START condition
tI2SVKH
0.6
Hold time (repeated) START condition (after this period, the first clock
tI2SXKL
0.6
pulse is generated)
Data setup time
Data hold time:
tI2DVKH
100
CBUS compatible masters tI2DXKL
—
I2C bus devices
02
Max
Unit
400
kHz
—
μs
—
μs
—
μs
—
μs
—
ns
—
μs
0.93
MPC8349E PowerQUICC™ II Pro Integrated Host Processor Hardware Specifications, Rev. 10
44
Freescale Semiconductor
Share Link: 