¡ Semiconductor
MSM82C59A-2RS/GS/JS
Contents of Interrupt Vector Byte in 86 System Mode
D7
D6
D5
D4
D3
D2
D1
D0
IR7
T7
T6
T5
T4
T3
1
1
1
IR6
T7
T6
T5
T4
T3
1
1
0
IR5
T7
T6
T5
T4
T3
1
0
1
IR4
T7
T6
T5
T4
T3
1
0
0
IR3
T7
T6
T5
T4
T3
0
1
1
IR2
T7
T6
T5
T4
T3
0
1
0
IR1
T7
T6
T5
T4
T3
0
0
1
IR0
T7
T6
T5
T4
T3
0
0
0
(4) Programming the MSM82C59A-2
The MSM82C59A-2 receives two types of command words generated by the CPU.
(i) Initialization Command Words (ICW1 thru ICW4)
Before commencing normal operations, each MSM82C59A-2 in the system must be
initialized by two to four WR pulse sequence.
ICW1
No (SNGL = 1)
ICW2
In
Cascade
Mode?
Yes (SNGL = 0)
ICW3
No (IC4 = 0)
Is
ICW4
needed?
Yes (IC4 = 1)
ICW4
Interrupt request
reception preparations
completed
Initialization Sequence
13/28