MT48LC32M16A2P-7ELITC View Datasheet(PDF) - Micron Technology
Part Name
Description
MFG CO.
'MT48LC32M16A2P-7ELITC' PDF : 68 Pages View PDF
512Mb: x4, x8, x16 SDRAM
Operations
Table 8:
Truth Table 3 – Current State Bank n, Command to Bank n
Notes: 1–6 apply to entire table; notes appear below and on next page
Current
State
Any
Idle
Row active
Read
(auto
precharge
disabled)
Write
(auto
precharge
disabled)
CS# RAS# CAS# WE#
Command (Action)
Notes
H
X
X
X COMMAND INHIBIT (NOP/continue previous operation)
L
H
H
H NO OPERATION (NOP/continue previous operation)
L
L
H
H ACTIVE (Select and activate row)
L
L
L
H AUTO REFRESH
7
L
L
L
L LOAD MODE REGISTER
7
L
L
H
L PRECHARGE
11
L
H
L
H READ (Select column and start READ burst)
10
L
H
L
L WRITE (Select column and start WRITE burst)
10
L
L
H
L PRECHARGE (Deactivate row in bank or banks)
8
L
H
L
H READ (Select column and start new READ burst)
10
L
H
L
L WRITE (Select column and start WRITE burst)
10
L
L
H
L PRECHARGE (Truncate READ burst, start PRECHARGE)
8
L
H
H
L BURST TERMINATE
9
L
H
L
H READ (Select column and start READ burst)
10
L
H
L
L WRITE (Select column and start new WRITE burst)
10
L
L
H
L PRECHARGE (Truncate WRITE burst, start PRECHARGE)
8
L
H
H
L BURST TERMINATE
9
Notes:
1. This table applies when CKEn - 1 was HIGH and CKEn is HIGH (see Table 7 on page 37) and
after tXSR has been met (if the previous state was self refresh).
2. This table is bank-specific, except where noted, that is, the current state is for a specific
bank and the commands shown are those allowed to be issued to that bank when in that
state. Exceptions are covered in the notes below.
3. Current state definitions:
Idle:
Row active:
Read:
Write:
The bank has been precharged, and tRP has been met.
A row in the bank has been activated, and tRCD has been met. No data
bursts/accesses and no register accesses are in progress.
A READ burst has been initiated, with auto precharge disabled and has
not yet terminated or been terminated.
A WRITE burst has been initiated, with auto precharge disabled, and
has not yet terminated or been terminated.
4. The following states must not be interrupted by a command issued to the same bank. COM-
MAND INHIBIT or NOP commands or allowable commands to the other bank should be
issued on any clock edge occurring during these states. Allowable commands to the other
bank are determined by its current state and Table 8 and according to Table 9 on page 40.
Precharging:
Row activating:
Read with auto
precharge enabled:
Write w/auto
precharge enabled:
Starts with registration of a PRECHARGE command and ends when tRP
is met. After tRP is met, the bank will be in the idle state.
Starts with registration of an ACTIVE command and ends when tRCD is
met. After tRCD is met, the bank will be in the row active state.
Starts with registration of a READ command with auto precharge
enabled and ends when tRP has been met. After tRP is met, the bank
will be in the idle state.
Starts with registration of a WRITE command with auto precharge
enabled and ends when tRP has been met. After tRP is met, the bank
will be in the idle state.
PDF: 09005aef809bf8f3/Source: 09005aef80818a4a
512MbSDRAM.fm - Rev. L 10/07 EN
38
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2000 Micron Technology, Inc. All rights reserved.
Share Link: 
