QL5732-33BPS484C View Datasheet(PDF) - QuickLogic Corporation

Part Name

Description

MFG CO.

QL5732-33BPS484C

33 MHz/32-bit PCI Master/Target with Embedded Programmable Logic and Dual Port SRAM

QuickLogic Corporation 

Prev 21 22 23 24 25 26 27 28 29 30 Next

QL5732 Enhanced QuickPCI Device Data Sheet Rev. E

R

CLK

D

Q

E

tISU

tIHL

tICO

tIRST

tIESU

tIEH

Figure 15: Input Register Cell

Table 15: Standard Input Delays

Symbol

Parameter

Standard Input Delays

To get the total input delay add this delay to tISU

tSID(LVTTL)

tSID(LVCMOS2)

LVTTL input delay: Low Voltage TTL for 3.3V applications

LVCMOS2 input delay: Low Voltage CMOS for 2.5V and lower

applications

tSID(GTL+)

tSID(SSTL3)

tSID(SSTL2)

GTL+ input delay: Gunning Transceiver Logic

SSTL3 input delay: Stub Series Terminated Logic for 3.3V

SSTL2 input delay: Stub Series Terminated Logic for 2.5V

Value

Min Max

- 0.34 ns

- 0.42 ns

- 0.68 ns

- 0.55 ns

- 0.61 ns

•

24

•

•

www.quicklogic.com

•

•

•

© 2003 QuickLogic Corporation

Share Link: